Joint Test Action Group

(redirected from 1149.1)
Also found in: Wikipedia.

Joint Test Action Group

(architecture, body, electronics, integrated circuit, standards, testing)
(JTAG, or "IEEE Standard 1149.1") A standard specifying how to control and monitor the pins of compliant devices on a printed circuit board.

Each device has four JTAG control lines. There is a common reset (TRST) and clock (TCLK). The data line daisy chains one device's TDO pin to the TDI pin on the next device.

The protocol contains commands to read and set the values of the pins (and, optionally internal registers) of devices. This is called "boundary scanning". The protocol makes board testing easier as signals that are not visible at the board connector may be read and set.

The protocol also allows the testing of equipment, connected to the JTAG port, to identify components on the board (by reading the device identification register) and to control and monitor the device's outputs.

JTAG is not used during normal operation of a board.

JTAG Technologies B.V..

Boundary Scan/JTAG Technical Information - Xilinx, Inc..

Java API for Boundary Scan FAQs - Xilinx Inc..

JTAG Boundary-Scan Test Products - Corelis, Inc..

"Logic analyzers stamping out bugs at the cutting edge", EDN Access, 1997-04-10.

IEEE 1149.1 Device Architecture - Boundary-Scan Tutorial from ASSET InterTech, Inc..

"Application-Specific Integrated Circuits", Michael John Sebatian Smith, published Addison-Wesley - Design Automation Cafe.

Software Debug options on ASIC cores - Embedded Systems Programming Archive.

Designing for On-Board Programming Using the IEEE 1149.1.

Built-In Self-Test Using Boundary Scan by Texas Instruments - EDTN Network.
References in periodicals archive ?
BOUNDARY SCAN OR JTAG (Joint Test Action Group) is an IEEE Standard 1149.
7 standard, a new two-pin test and debug interface standard that supports half the number of pins of the IEEE 1149.
Meanwhile, other vendors of programmable logic devices can use the open Java API for Boundary Scan for online configuration, using the IEEE's 1149.
7 standard requires fewer pins on chips than the original IEEE 1149.
This is a new language for documenting the procedure of the new instructions introduced in this IEEE 1149.
SAN JOSE, California, March 31 /PRNewswire/ -- Atmel(R) Corporation (Nasdaq: ATML) announced today the availability of the AVR(R) JTAGICE mkII, a powerful development tool for on-chip debugging of all AVR 8-bit microcontrollers with IEEE 1149.
7 offers a flexible, dynamic solution for designers and engineers contending with shifting design paradigms without eroding the firm foundation established by earlier standards, such as IEEE 1149.
Built-in self-test (BIST) has been gaining ground in the industry with the recent passing of the IEEE 1149.
One of the most efficient test technologies for electronics is boundary scan (1) (IEEE 1149.