atomic operation

(redirected from Atomic operations)
Also found in: Wikipedia.

atomic operation

[ə′täm·ik ‚äp·ə′rā·shən]
(computer science)
An operation that cannot be broken up into smaller parts that could be performed by different processors.
Mentioned in ?
References in periodicals archive ?
IETF RFC 7306 provides two extensions to iWARP, atomic operations and immediate data messages.
The design includes a highly efficient serial data interface and protocol combined with large, integrated high-performance memory and offload macro functions for statistics, metering and atomic operations.
Tokyo wants an international seal of approval for the energy-hungry country s nuclear industry to bolster its faltering efforts at reassuring the public it is safe to resume atomic operations.
In October, Iran gave the IAEA a full declaration of its atomic operations.
The atomic operations are denoted by the symbols (N, S, M, L and U) as in Table 1.
Also, it is just as imprecise to assert that the doctrine of intelligible species was "grounded in atomic operations presupposing no intelligence" as it is to assert that there was a "specific dualism between mind and body postulated by Aristotle and his medieval followers," for whom "mind and body are essentially separate entities" which can have some "mutual interaction" (pp.
Bandwidth Engine 2 - Macro Accelerates Metering, Statistics, Accounting and Atomic Operations
Supported ECNs include: TLP Processing Hints, ID Based Ordering, Atomic Operations, BAR Resizing, Extended TAGs, Latency Tolerance Reporting (LTR) and Optimized Buffer Flush/Fill (OBFF).
These enhancements range in scope from data reuse hints, atomic operations, dynamic power adjustment mechanisms, latency tolerance reporting, loose transaction ordering, I/O page faults, BAR resizing and many more extensions in support of platform energy efficiency, software model flexibility and architectural scalability.
0 specification features including: TLP Prefix, Atomic Operations, Resizable BARS, Alternative Routing-ID, scalable architecture up to 16 lanes, PIPE specification Gen 3, as well as support for Single-Root I/O Virtualization.
Unique to the NFP-3240 memory architecture are hardware accelerators for queues, atomic operations and CAMs.
6 Linux kernel to fully utilize New ARMv6 ISA features such as physical cache, application space identifiers (ASIDS) and use of atomic operations.