Chip Scale Packaging


Also found in: Wikipedia.

Chip Scale Packaging

(hardware)
(CSP) A type of surface mount integrated circuit packaging that provides pre-speed-sorted, pre-tested and pre-packaged die without requiring special testing. An example is Motorola's Micro SMT packaging.

See also: chip-on-board, flip chip, multichip module, known good die, ball grid array.

["Chip scale packaging gains at SMI. (Surface Mount International)", Bernard Levine, Electronic News (1991), Sept 4, 1995 v41 n2081 p1(2)].
Mentioned in ?
References in periodicals archive ?
Factors Driving Growth in the Chip Scale Packaging Market II-11
The Wafer Level Chip Scale Packaging (WLCSP) Forum today announced it will participate in the Fifth Annual International Wafer Level Packaging Conference in San Jose, California.
Study Reliability and Reporting Limitations I-1 Disclaimers I-2 Data Interpretation & Reporting Level I-2 Quantitative Techniques & Analytics I-3 Product Definitions and Scope Of Study I-3 Ball Grid Arrays I-3 Chip Scale Packaging (CSP) I-3 Multi Chip Modules (MCM) I-3
13 /PRNewswire/ -- The Wafer Level Chip Scale Packaging (WLCSP) Forum today announced it will participate in the Fifth Annual International Wafer Level Packaging Conference in San Jose, California.
With more than 50 different Chip Scale packaging technologies currently under development industry-wide, the need for high-volume, low-cost solutions in standard outlines is growing.
Epson"), world leader in printing and imaging products, has purchased an MA200Compact Mask Aligner from SUSS MicroTec (FWB:SMH)(GER:SMH), the leading supplier of precision manufacturing and test systems, to support their Wafer Level Chip Scale Packaging (W-CSP) production.
leading manufacturer of Chip Scale Packaging services to the
Staccato leverages well-established manufacturing expertise of wafer level chip scale packaging to achieve a level of size, cost and integration that is unprecedented for an Ultra Wideband solution.
We are honored that one of the leading Taiwanese chip scale packaging service providers has decided to develop its innovative packaging solutions on SUSS equipment" comments Rolf Wolf, managing director for SUSS Micro Tec's lithography division.
We believe that the growth of the flip chip market, and the increased adoption of flip chip packaging and its close relative, chip scale packaging for logic, memory and cell phone chipsets, will continue to drive manufacturing capacity expansion through 2009.
MEI, best known for its 'Panasonic' brand, utilizes Tessera's chip scale packaging (CSP) technology in many semiconductor devices, including application specific standard products (ASSPs), application specific integrated circuits (ASICs), and various logic devices.