CPU multiplier

(redirected from Clock multiplier)
Also found in: Acronyms.

CPU multiplier

Also called the "clock ratio," it is the speed ratio between the computer's frontside bus (FSB) and the CPU. For example, a 10x CPU multiplier runs the CPU at 10 times the speed of the FSB. The CPU multiplier is changed in the BIOS setup. See overclock and multiplier lock.
References in periodicals archive ?
Other features include ground-referenced high-speed differential output ports, high-speed differential clock outputs with low phase noise, and a SONET-compliant clock multiplier unit (CMU) with on-chip voltage controller oscillator (VCO).
In addition to this new family of SyncE clocks, Silicon Labs offers an expansive portfolio of frequency flexible, low jitter any-rate clock generators and buffers, jitter attenuating clock multipliers, XO/VCXOs, and silicon oscillators.
ON Semiconductor's NB3N3020 programmable clock multiplier has a wide output frequency range from 8 Megahertz (MHz) to 210 MHz.
Nasdaq: SLAB), a leader in high-performance, analog-intensive, mixed-signal ICs, today announced the expansion of its broad portfolio of reconfigurable, frequency-agile precision clocks to include a single input, single output jitter-attenuating clock multiplier IC.
Nasdaq:SLAB), a leader in high-performance, analog-intensive, mixed-signal ICs, today announced the industry's first jitter-attenuating clock multiplier IC that generates any output frequency from any input frequency with 0.
Silicon Labs Any-Rate Clock Multipliers and Jitter Attenuators
To alleviate the problems associated with streaming data at gigahertz rates and further integrate SDR systems, DAC manufacturers offer parts with on-chip clock multipliers, direct digital synthesis (DDS) numerically controlled oscillators (NCOs), interpolating filters, and mixers.
Pericom Semiconductor Corporation (NASDAQ:PSEM) has expanded its SiliconClock IC portfolio with three new PLL clock multipliers targeting consumer electronics such as Set-top Box/DVR/PVR and HDTV, as well as Telecommunication Line Cards including T1/E1/OCxx.
The 48 MHz clock is changed into other timing components such as clock multipliers found in PLL based processors, memory controllers and interface controllers.
This comprehensive portfolio of high-performance jitter attenuating clock multipliers, clock generators, clock buffers, crystal oscillators (XO) and voltage-controlled crystal oscillators (VCXO) leverages Silicon Labs' patented DSPLL([R]), MultiSynth and silicon oscillator technologies to eliminate expensive discrete components while improving performance, minimizing board space and simplifying system design.
In addition to jitter attenuating clocks, Silicon Labs' broad portfolio of mixed-signal timing ICs includes programmable XO/VCXOs, CMOS-based silicon oscillators, high-performance clock generators, low jitter clock multipliers, buffers and physical layer timing devices.