DFT


Also found in: Medical, Acronyms, Wikipedia.

DFT

DFT

(Discrete Fourier Transform) See FFT and DFT mode.
References in periodicals archive ?
Maytum said, "We have had a long and productive relationship with LICT and are grateful for its stewardship of DFT.
DFT Microsystems, Inc delivers a breakthrough in semiconductor test cost and performance via miniature, high throughput, mixed-signal and high-speed digital test products.
Not only is DFT a required technology in the RTL-to-GDSII flow, it is critical very early in the design process to avoid netlist-to-RTL iterations.
Synopsys' DFT MAX solution utilizes Adaptive Scan compression technology to minimize test costs by substantially reducing both test application time and test data volume.
We have built upon our earlier relationship with TSMC to create a complete DFT and failure analysis flow," said Robert Hum, vice president and general manager of the Design Verification and Test division for Mentor Graphics.
DFT MAX utilizes advanced scan compression technology to substantially reduce both test application time and test data volume compared with traditional scan techniques.
DFT MAX automatically implements compression on-chip to substantially reduce test data volume and test application time while minimizing the impact on silicon area.
Rather than develop a custom clock controller from scratch and risk delaying the project schedule, Oki designers instead used DFT MAX to fully synthesize the clock controller circuits and integrate them into the design.
We adopted DFT MAX because we were able to improve the quality for our complex designs and achieve this with less test data volume and less test time," said Yuji Shiine, digital design section manager in SANYO's Design Engineering Department.
Customers have adopted the DFT MAX solution at a rate that exceeded our expectations," said Antun Domic, senior vice president and general manager, Synopsys Implementation Group.
We then add high fault coverage DFT logic that touches every IO, memory, and flip-flop in the design," said Joe Reynick, director of DFT and EDA solutions at eSilicon.
DFT MAX Adaptive Scan Technology Enables Predictability Through First-Silicon Success