Printer Friendly
Dictionary, Encyclopedia and Thesaurus - The Free Dictionary
1,729,244,214 visitors served.
forum mailing list For webmasters
?
New: Language forums
Dictionary/
thesaurus
Medical
dictionary
Legal
dictionary
Financial
dictionary
Acronyms
 
Idioms
Encyclopedia
Wikipedia
encyclopedia
?

data bus

   Also found in: Acronyms, Wikipedia, Hutchinson 0.01 sec.

data bus

An internal pathway across which data are transferred to and from the processor or to and from memory. See local bus, system bus and peripheral bus.


data bus [′dad·ə ‚bəs]
(electronics)
An internal channel that carries data between a computer's central processing unit and its random-access memory.

(architecture)data bus - The bus (connections between and within the CPU, memory, and peripherals) used to carry data. Other connections are the address bus and control signals.

The width and clock rate of the data bus determine its data rate (the number of bytes per second it can carry), which is one of the main factors determining the processing power of a computer. Most current processor designs use a 32-bit bus, meaning that 32 bits of data can be transferred at once. Some processors have an internal data bus which is wider than their external bus in order to make external connections cheaper while retaining some of the benefits in processing power of a wider bus.

See also data path.


How to thank TFD for its existence? Tell a friend about us, add a link to this page, add the site to iGoogle, or visit webmaster's page for free fun content.
?Page tools
Printer friendly
Cite / link
Email
Feedback
? Mentioned in ? References in periodicals archive
 
Bus Design: The latest revision of the ATA specification, ATA/ATAPI-6 where Ultra ATA 100 is defined, maintains backward compatibility with all previous ATA revisions, using the standard 16-bit, wide, parallel data bus and 16 control signals across a 40-pin connector.
The new 4Gb/s graphics memory, offered in 512Mb density, has a 32-bit data bus configuration.
Also, in order to optimize data transfer between the CPU and MCP, Toshiba has adapted a "triple- data bus system" which consists of a high speed bus (for SDRAM and NOR), a middle speed bus (for SRAM and NOR) and NAND bus.
 
Encyclopedia browser? ? Full browser
 
 
Encyclopedia
?

Disclaimer | Privacy policy | Feedback | Copyright © 2009 Farlex, Inc.
All content on this website, including dictionary, thesaurus, literature, geography, and other reference data is for informational purposes only. This information should not be considered complete, up to date, and is not intended to be used in place of a visit, consultation, or advice of a legal, medical, or any other professional. Terms of Use.