Printer Friendly
Dictionary, Encyclopedia and Thesaurus - The Free Dictionary
1,779,286,748 visitors served.
forum mailing list For webmasters
?
New: Language forums
Dictionary/
thesaurus
Medical
dictionary
Legal
dictionary
Financial
dictionary
Acronyms
 
Idioms
Encyclopedia
Wikipedia
encyclopedia
?

error detection and correction
(redirected from Error correcting code)

   Also found in: Acronyms, Wikipedia 0.01 sec.
(algorithm, storage)error detection and correction - (EDAC, or "error checking and correction", ECC) A collection of methods to detect errors in transmitted or stored data and to correct them. This is done in many ways, all of them involving some form of coding. The simplest form of error detection is a single added parity bit or a cyclic redundancy check. Multiple parity bits can not only detect that an error has occurred, but also which bits have been inverted, and should therefore be re-inverted to restore the original data. The more extra bits are added, the greater the chance that multiple errors will be detectable and correctable.

Several codes can perform Single Error Correction, Double Error Detection (SECDEC). One of the most commonly used is the Hamming code.

At the other technological extreme, cuniform texts from about 1500 B.C. which recorded the dates when Venus was visible, were examined on the basis of contained redundancies (the dates of appearance and disappearance were suplemented by the length of time of visibility) and "the worst data set ever seen" by [Huber, Zurich] was corrected.

RAM which includes EDAC circuits is known as error correcting memory (ECM).

[Wakerly, "Error Detecting Codes", North Holland 1978].

[Hamming, "Coding and Information Theory", 2nd Ed, Prentice Hall 1986].


How to thank TFD for its existence? Tell a friend about us, add a link to this page, add the site to iGoogle, or visit webmaster's page for free fun content.
?Page tools
Printer friendly
Cite / link
Email
Feedback
? Mentioned in ? References in periodicals archive
 
Smart MP technology features dual point-to-point, high-speed 266MHz system buses with Error Correcting Code (ECC) support designed to provide up to 2.
Error Correcting Code (ECC) protects against single bit upsets (SBU) in memories, but this solution misses its goal for MCU and SEFI, which are proving more prominent in small geometries.
Smart MP technology features dual point-to-point, high-speed 266MHz system buses with Error Correcting Code (ECC) support designed to provide up to 2.
 
Encyclopedia browser? ? Full browser
 
 
Encyclopedia
?

Disclaimer | Privacy policy | Feedback | Copyright © 2009 Farlex, Inc.
All content on this website, including dictionary, thesaurus, literature, geography, and other reference data is for informational purposes only. This information should not be considered complete, up to date, and is not intended to be used in place of a visit, consultation, or advice of a legal, medical, or any other professional. Terms of Use.