hardware engineer

(redirected from Hardware architect)
Also found in: Wikipedia.

hardware engineer

A person involved with the design, implementation and testing of hardware (circuits, components, systems, etc.). See software engineer.
Mentioned in ?
References in periodicals archive ?
hardware architect at Bay Networks, which later became Nortel Networks,
They teamed up with co-founder and ex-Microsoft hardware architect Avi Geiger to invent a process and build an appliance that would simplify and automate all-grain home brewing.
According to Philip Pokorny, Penguin's chief hardware architect, "Adaptec's commitment to our success is unparalleled.
The hardware architect typically developed the block diagram floor plan study in Visio.
Various users will be able to simultaneously retrieve relevant information to perform their tasks, according to a white paper written by CAE's Richard Connoly, a systems architect, and Paul Telmosse, a hardware architect, who are working on the program.
Schmit, Previously Associate Professor at Carnegie Mellon University, and Most Recently Chief Hardware Architect at Tabula Joins eASIC's Management Team
Mitchell, Founder and Chief Hardware Architect -- Rajat Datta, Founder and Chief Software Architect -- Greg North, VP Engineering -- Scott Herrington, VP IC Technology -- Ed Reynolds, VP Marketing -- Charisse Castagnoli, VP Business Development -- Scott Perry, VP Finance and Corporate Treasurer
Created for Software Developers, Hardware Architects, Firmware Designers, Verification Engineers
The platform enables researchers and hardware architects to quickly experiment with large scale, multi-core, multi-threaded FPGA implementations of UltraSPARC CMT processors for a broad set of end-markets including computing, industrial, scientific, medical, aerospace and defense, storage and networking.
These three benefits greatly accelerate right-first-time development by enabling collaboration between hardware architects and software designers.
Using the import - export capability provided by Simics Model Builder, hardware architects can now connect to DML through the IP-XACT standard from the SPIRIT Consortium and generate an IP-XACT register description from a Simics DML template file.
0 solutions enable virtual hardware platforms to be created and used by hardware architects and software developers.

Full browser ?