Harvard architecture


Also found in: Wikipedia.

Harvard architecture

(architecture)
A computer architecture in which program instructions are stored in different memory from data. Each type of memory is accessed via a separate bus, allowing instructions and data to be fetched in parallel.

Contrast: von Neumann architecture.

References in periodicals archive ?
The 68060 features a full internal Harvard architecture.
Working in partnership with its customers, Cyan has tailored connectivity solutions by significantly enhancing a range of microcontrollers using 16-bit Harvard architecture originally developed by Cambridge Consultants Limited.
The Motorola 68EC040's streamlined architecture is well suited for CPU-intensive embedded control applications and incorporates a full internal Harvard architecture, multi-staged execution pipeline, multiple internal buses and independent 4K-byte instruction and data caches.
The microcontroller leverages a Harvard architecture with 16-bit index registers and stack pointer, a 16Mbyte linear address space, advanced addressing modes, and other features designed to optimally support C-programming to deliver leading-edge CPU performance in both speed and code density.
DOREEN Lawrence is to achieve her dream of sending six underprivileged students on a Harvard architecture course in her murdered son's name.
At the heart of the Cortex-M3 processor is an advanced 3- stage pipeline core, based on the Harvard architecture, incorporating features such as branch speculation, single cycle multiply and hardware divide to deliver exceptional performance.
At the heart of the Cortex-M3 processor is an advanced 3-stage pipeline core, based on the Harvard architecture, incorporating features such as branch speculation, single cycle multiply and hardware divide to deliver exceptional performance.
The 32-bit CISC RX core has Harvard architecture and a 5-stage instruction pipeline which achieves a RISC-like rate of one clock per instruction.
Specifically, CISC features such as variable-byte instructions are combined with RISC features such as general register machine, Harvard architecture, and five-stage pipeline.
In performance, the STM8 leverages a Harvard architecture with 16-bit index registers and stack pointer, a 16Mbyte linear address space, advanced addressing modes and other features designed to optimally support C-programming to deliver leading-edge CPU performance in both speed and code density.
The AVR32 UC core uses a three-stage pipeline Harvard architecture specially designed to optimize instruction fetches from on-chip Flash memory.

Full browser ?