High-level Data Link Control

Also found in: Acronyms, Wikipedia.

High-level Data Link Control

(HDLC) A general-purpose data link control protocol defined by ISO for use on both point-to-point and multipoint (multidrop) data links. It supports full-duplex, transparent-mode operation. It is used extensively in both multipoint and computer networks.

Some manufacturers and other standards bodies still use their own acronyms, e.g. IBM's SDLC (Synchronous Data Link Control), the forerunner of HDLC and ANSI's ADCCP (Advanced Data Communications Control Procedure).

[Fred Halsall, "Data Communications, Computer Networks and Open Systems" 4th edition, 1996, p.237, Addison-Wesley Publishing Co. Reading, Mass., USA].
References in periodicals archive ?
Typical applications include asynchronous transfer mode (ATM) and high-level data link control (HDLC) data transmission, Voice over ATM, and multi-protocol switch / gateway functions for Internet protocol (IP).
Similar to its full-featured AAL5 and high-level data link Control (HDLC) services, AAL2 is structured to deliver class-of-service (CoS)-based packet queuing on a per-virtual-circuit (VC) basis.
In this first phase of the agreement, ISS delivered Adaptive Differential Pulse Code Modulation (ADPCM) codecs and High-Level Data Link Control (HDLC) protocol controllers optimized for Xilinx products.
Triscend Corporation, the leading provider of Configurable System-on-Chip (CSoC) technology for the communications market, today announced the availability of a high-level data link control (HDLC) core from the FastChip(TM) CSoC Development System's soft module library.
BIS will address this market with a variety of broadband network access product initiatives, including network processors, as well as devices for high-level data link control (HDLC), asynchronous transfer mode (ATM) segmentation and reassembly (SAR), inverse multiplexing for ATM (IMA), and dynamic packet transport (DPT).
ATM Asynchronous Transfer Mode APS Automatic Protection Switching AU Administrative Unit CHESS Channelizer Engine for SONET/SDH CMOS Complimentary Metal Oxide Semiconductor DS Digital Signal DSLAM Digital Subscriber Line Access Multiplexer DWDM Dense Wavelength Division Multiplexing FR Frame Relay HDLC High-level Data Link Control IP Internet Protocol LVDS Low Voltage Differential Signalling MAN Metropolitan Area Network MUX Multiplexer OC Optical Carrier POS Packet-Over-SONET SBGA Super Ball Grid Array SDH Synchronous Digital Hierarchy - the European counterpart to

Full browser ?