![]() 1,082,317,374 visitors served. |
|
![]() Dictionary/ thesaurus | ![]() Medical dictionary | ![]() Legal dictionary | ![]() Financial dictionary | ![]() Acronyms | ![]() Idioms | ![]() Encyclopedia | ![]() Wikipedia encyclopedia | ? |
pipelining |
Also found in: Wikipedia | 0.06 sec. |
How to thank TFD for its existence? Tell a friend about us, add a link to this page, add the site to iGoogle, or visit webmaster's page for free fun content. |
|
? Mentioned in | ? References in periodicals archive | |
|---|---|---|
The APU controller provides a flexible high-bandwidth interface between the reconfigurable logic in the FPGA fabric and the instruction pipeline of the integrated IBM PowerPC(TM) 405 CPU. In a pioneering move to maximize clock utilization, the MAXQ does not implement an instruction pipeline to support its 1-cycle operation. The CPU uses a three-stage instruction pipeline that allows execution of up to one instruction per clock cycle, or up to 25 million instructions per second (MIPS) at a clock rate of 25 MHz. |
| Free Tools: |
For surfers:
Browser extension |
Word of the Day |
Help
For webmasters: Free content | Linking | Lookup box | Double-click lookup | Partner with us |
|
|---|