pipelining

(redirected from Instruction pipeline)
Also found in: Wikipedia.

pipelining

[′pīp‚līn·iŋ]
(computer science)
A procedure for processing instructions in a computer program more rapidly, in which each instruction is divided into numerous small stages, and a population of instructions are in various stages at any given time.

pipelining

References in periodicals archive ?
O The Cortex-A7Os power efficiency derives from a combination of its 28-nanometer design and a shorter instruction pipeline, said Tom Cronk, ARMOs vice-president of microprocessors.
These innovations include an instruction pipeline architected to operate efficiently at 1 GHz and beyond, a dual data architecture with 32 32-bit register files per datapath, and balanced implementation of data functional units to match critical path execution.
The 32-bit CISC RX core has Harvard architecture and a 5-stage instruction pipeline which achieves a RISC-like rate of one clock per instruction.
It includes a set of 32 general purpose 32-bit registers, a five-stage instruction pipeline optimized for system-on-chip implementations, four simultaneous execution units, power management features, a programmable cache controller and a Windows(R) CE-compliant memory management unit.
The APU controller provides a flexible high-bandwidth interface between the reconfigurable logic in the FPGA fabric and the instruction pipeline of the integrated IBM PowerPC(TM) 405 CPU.
In a pioneering move to maximize clock utilization, the MAXQ does not implement an instruction pipeline to support its 1-cycle operation.
The CPU uses a three-stage instruction pipeline that allows execution of up to one instruction per clock cycle, or up to 25 million instructions per second (MIPS) at a clock rate of 25 MHz.
The architecture of the Pentium 4 processor's instruction pipeline, coupled with incredible speed of the processor itself takes care of the processing needs in a fraction of the time used on previous technology platforms.
It includes a five-stage instruction pipeline optimized for system-on-chip or SOC implementations, 32 general purpose 32-bit registers, four execution units, power management features, a programmable cache memory controller and block address translation unit or BAT, and a single clock-based and fully static design.