instruction scheduling

Also found in: Wikipedia

0.02 sec.

instruction scheduling - The compiler phase that orders instructions on a pipelined, superscalar, or VLIW architecture so as to maximise the number of function units operating in parallel and to minimise the time they spend waiting for each other.

Examples are filling a delay slot; interspersing floating-point instructions with integer instructions to keep both units operating; making adjacent instructions independent, e.g. one which writes a register and another which reads from it; separating memory writes to avoid filling the write buffer.

Norman P. Jouppi and David W. Wall, "Available Instruction-Level Parallelism for Superscalar and Superpipelined Processors", Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 272--282, 1989.

[The SPARC Architecture Manual, v8, ISBN 0-13-825001-4]

How to thank TFD for its existence? Tell a friend about us, add a link to this page, add the site to iGoogle, or visit webmaster's page for free fun content.

?Page tools

Printer friendly
Cite / link

Feedback

Mentioned in	?		References in periodicals archive	?		Encyclopedia browser	?		Full browser	?
No references found			New contributors provide additional insight to chapters on register allocation, software pipelining, instruction scheduling, and type systems. The compiler design handbook; optimizations and machine code ... by SciTech Book News Instruction librarians from the Reference Department take the Library Instruction Scheduling Form, which lists contact information for the faculty member bringing in the class, the number of students expected, where this class will be taught, and the content of the session. An Information Literacy umbrella for instruction by Willis, Carolyn N. / Academic Exchange Quarterly The second part, Advanced Topics, which includes the compilation of object-oriented and functional languages, garbage collection, loop optimization, SSA form, instruction scheduling, and optimization for cache-memory hierarchies, can be used for a second-semester or graduate course. Book browser by Database and Network Journal			Institution of Electrical Engineers Institution of Structural Engineers institutional economics institutional occupancy Institutional Revolutionary Party Institutionalism Instruction instruction address instruction address register instruction area instruction card Instruction Code instruction constant instruction counter instruction cycle Instruction Format instruction length instruction lookahead instruction mix instruction mnemonic Instruction Modification instruction pointer instruction prefetch instruction register instruction repertory instruction scheduling instruction set instruction set architecture Instruction Set Processor instruction time instruction transfer instruction word Instructional Literature Instructional Materials Instructional Procedure Instructional Program Instructions From Voters Instructions to a Son instructions to bidders instructions to tenderers Instructor Instrument instrument approach chart instrument approach procedure instrument approach system instrument correction Instrument Errors instrument flight instrument flight regulations instrument flight rules instrument housing			instruction length Instruction list Instruction Local Memory Bus instruction lookahead instruction manual instruction manual Instruction Memorandum instruction mix instruction mnemonic instruction modification instruction of partial denture patient instruction of partial denture patient instruction of partial denture patient instruction of partial denture patient Instruction Pamphlet Instruction pipeline Instruction Plate Instruction pointer Instruction pointer Instruction pointer Instruction prefetch Instruction Preprocessing Function Instruction Processing Unit Instruction register Instruction register Instruction register Instruction Removal Detector instruction repertoire instruction repertoire instruction repertory instruction scheduling Instruction set Instruction set Instruction set Instruction set architecture Instruction set architecture Instruction set architecture Instruction set architectures Instruction set architectures Instruction Set Computer Instruction Set Extension Instruction Set Extension Fabric Instruction Set Processor Instruction Set Processor Instruction Set Processor Specification Instruction Set Simulator instruction sets instruction sets Instruction Space Key Instruction State Queue instruction time instruction to appear Instruction to Bidder Instruction to Contractors Instruction To Defense Instruction to Tenderers instruction transfer Instruction Translation Look-aside Buffer Instruction Type Prediction Table instruction word Instruction, Operation and Maintenance

Encyclopedia

Free Tools:	For surfers: Free toolbar & extensions \| Word of the Day \| Help For webmasters: Free content \| Linking \| Lookup box \| Double-click lookup \| Partner with us

Disclaimer
All content on this website, including dictionary, thesaurus, literature, geography, and other reference data is for informational purposes only. This information should not be considered complete, up to date, and is not intended to be used in place of a visit, consultation, or advice of a legal, medical, or any other professional.