interrupt latency

Also found in: Wikipedia

0.01 sec.

interrupt latency

The time it takes to service an interrupt. It becomes a critical factor when servicing real-time functions such as a communications line. See UART overrun.

How to thank TFD for its existence? Tell a friend about us, add a link to this page, add the site to iGoogle, or visit webmaster's page for free fun content.

?Page tools

Printer friendly
Cite / link

Email
Feedback

? Mentioned in

? References in periodicals archive

No references found

Occupying less than 8 kbytes of memory (in a minimal configuration), OSEck delivers fully-preemptive, event-driven real-time response with a context switching speed of 150 nsec and a worst-case interrupt latency of 300 nsec (assuming 850-MHz clock frequency).

Enea Introduces New TCP/IP Stack for Digital Signal Processors by Business Wire

Full interrupt support is provided, and zero interrupt latency time is a key benefit.

New Middleware Family Completes IAR Systems' Product Offering for ... by Business Wire

FSMLabs' patented hard real-time technology provides spectacular real-time performance on a wide range of processors: 2 microsecond worst-case interrupt latency on an AMD Opteron running both RTLinux and MS Windows XP (under VMWare), and 20 microsecond latency on an ARM9 running a full GSM/GPRS/EDGE stack.

FSMLabs Ramps Up with New Embedded Enterprise RTLinux Release with ... by Business Wire

More results

Encyclopedia browser

? Full browser

interrogation point
interrogation suppressed time delay
interrogator
interrogator-responsor
interrogator-transmitter
interrupt
interrupt handler
interrupt latency
interrupt list
interrupt mask
interrupt mode
interrupt priorities
interrupt priority level
Interrupt Request
interrupt routine

Interrupt 13h
Interrupt 13h
Interrupt Acknowledge
Interrupt Acknowledge Input
Interrupt Acknowledge Output
Interrupt and Timing
Interrupt Code
Interrupt control register
Interrupt control register
Interrupt Control Stack
Interrupt controller
Interrupt controller
Interrupt controller
Interrupt descriptor table
Interrupt descriptor table
Interrupt Descriptor Table Register

Interrupt Descriptor Table Register Cache
Interrupt Enable Input
Interrupt Enable Register
Interrupt Flag
Interrupt Flag Register
Interrupt handler
Interrupt handler
Interrupt If Overflow Occurs
interrupt latency
Interrupt Level Mask
Interrupt Level Mask Register
Interrupt line
interrupt list
Interrupt mask
Interrupt mask
Interrupt mask
Interrupt mask

Interrupt mask register
Interrupt mask register
Interrupt mask register
Interrupt Mask Register 1
Interrupt Mask Register 3
Interrupt Mode
Interrupt Mode
Interrupt Modified Vector Register
Interrupt Polarity Control Register
interrupt priorities
Interrupt priority level
Interrupt priority level
Interrupt priority level
Interrupt Priority Register
Interrupt Process
Interrupt request

Encyclopedia

Free Tools:	For surfers: Free toolbar & extensions \| Word of the Day \| Help For webmasters: Free content \| Linking \| Lookup box \| Double-click lookup \| Partner with us

All content on this website, including dictionary, thesaurus, literature, geography, and other reference data is for informational purposes only. This information should not be considered complete, up to date, and is not intended to be used in place of a visit, consultation, or advice of a legal, medical, or any other professional. Terms of Use.