front side bus

(redirected from Memory bus)
Also found in: Wikipedia.

front side bus

(hardware)
(FSB) The bus via which a processor communicates with its RAM and chipset; one half of the Dual Independent Bus, the other half being the backside bus. The L2 cache is usually on the FSB, unless it is on the same chip as the processor In PCI systems, the PCI bus runs at half the FSB speed.

Intel's Pentium 60 processor used a bus speed and processor speed of 60 MHz. All later processors have used multipliers to increase the internal clock speed while maintaining the same external clock speed, e.g. the Pentium 90 used a 1.5x multiplier. Modern Socket 370 motherboards support multipliers from 4.5x to 8.0x, and FSB speeds from 50 MHz to a proposed 83 MHz standard. These higher speeds may cause problems with some PCI hardware.

Altering the FSB speed and the multiplier ratio are the two main ways of overclocking processors.

Toms Hardware - The Bus Speed Guide.

Toms Hardware - The Overclocking Guide.
Mentioned in ?
References in periodicals archive ?
Mario Martinez, Senior Director of Marketing at Netlist, will participate in the Flash on the Memory Bus Panel Discussion taking place on Wednesday, August 12th from 9:45-10:50 AM PST.
As AnandTech points out, the A7 processor chip on the iPad Air is capable of achieving this remarkable feat despite featuring a smaller 64-bit memory bus in comparison to the 128-bit memory bus on iPad 4's A6X chip.
Its primary benefit is to allow the memory bus to run at a faster speed than the actual memory chips can sustain, thus enabling higher peak throughputs.
With remote direct memory access (RDMA), an addition to the IP standard, computers can directly place information onto another computer's memory with minimal demand on the memory bus and on the CPU, replacing TCP/IP copy requirements that add latency and consume CPU and memory resources.
Until now, the access rate per channel for memory slots decreased as the memory bus speed increased, limiting density build-up.
Intel has also boosted the speed of the external memory bus on the processor from 100MHz to 116MHz and of the input/output bus from 85MHz to 104MHz and doubled the control store for each of the processor's six microengines, compared with the other network processors in the line.
57 Mpps full wire-speed forwarding rate, and integrates a 64-bit memory bus at 100Mhz.
With embedded DRAM the memory bus is internal and can be as wide as needed.
Moving hardware acceleration for raster operations, blending, and stencil modes from a separate graphics controller to the memory chip while at the same time widening the memory bus to a full kilobit enables unprecedented 3D pixel rendering speed while minimizing power consumption.
This capability is essential when the target system has only one memory slot, or when a user must probe a fully-populated memory bus.
The VS2000 feature set includes a 60 MHz 32-bit Lightfoot RISC CPU core, 10/100 Ethernet MAC with a 4KB frame buffer SRAM, external memory controller with 32MB addressing range, configurable 8- or 32-bit external memory bus, glueless interface including four individually-programmed chip selects, two cache controllers, two UARTS, three SPI ports, watchdog timer, real-time clock and interrupt controller.
This requires the memory bus and the system bus to be four or eight times the speed of the SCSI bus.