microinstruction

(redirected from Micro-op)
Also found in: Dictionary.

microinstruction

[¦mī·krō·in′strək·shən]
(computer science)
The portion of a microprogram that specifies the operation of individual computing elements and such related subunits as the main memory and the input/output interfaces; usually includes a next-address field that eliminates the need for a program counter.

microinstruction

A single instruction in microcode. It is the most elementary instruction in the computer, such as moving the contents of a register to the arithmetic logic unit (ALU). It takes several microinstructions to carry out one complex machine instruction (CISC). Also called a "micro-op" or "µop," microinstructions differ within the same computer family and even the same vendor. For example, although all are x86 chips, the microcode for Intel's Pentium 4, Pentium M and AMD's Athlon are not the same. The software programmer never sees microinstructions, and they are not documented for the public. See microcode.
References in periodicals archive ?
2GHz low-voltage Pentium M CPU, and 855GM graphics controller embedded chipset, the CF-29 flies through both standard business and custom industrial/public service agency applications thanks to such embedded technologies as a dedicated stack manager to simplify internal CPU auditing, micro-ops fusion of system operations, and advanced branch prediction, which helps avoid repetitive instruction execution.
Pentium(R) M offers power-optimized system bus, dedicated stack manager, micro-ops fusion and support for Intel's Speedstep(R) technology Intel(R) Mobile Voltage Positioning.
Key features include: Micro-Ops Fusion, which combines two micro-operations into one, enabling it to execute faster and at lower power; Advanced Branch Prediction -- a new implementation technique -- to help to reduce overall latency in the system contributing to higher performance at lower power; and the Dedicated Stack Manager, which reduces the overall number of micro-operations required to generate higher performance at lower power.