multiplier-accumulator

(redirected from Multiply-accumulate)
Also found in: Wikipedia.

multiplier-accumulator

A general-purpose floating point processor that multiplies and accumulates the results of the multiplication. Newer versions also perform division and square roots.
Mentioned in ?
References in periodicals archive ?
INTRODUCTION Multiplication and multiply-accumulate operations are most frequently used blocks in digital signal processing [1][4].
DSP architecture accomplishes both through the use of single-instruction, multiple-data (SIMD) operations and high-efficiency multiply-accumulate operations.
ARM == * QEMU now supports the new Cortex-A15 instructions in linux-user mode (via "-cpu any"): VFPv4 fused multiply-accumulate (VFMA, VFMS, VFNMA, VFNMS) and also integer division (UDIV, SDIV).
Using high-speed libraries, an IP block with 64 cores, 16 shared floating point and multiply-accumulate units, and without memory occupies less than 12mm2 (0.
In many signal-processing algorithms including filtering, multiply-accumulate operations are common.
Other features include a single cycle 32x32 multiply-accumulate function to increase the speed and resolution of mathematical operations and extended addressing that supports up to 8Mb of program memory and up to 8Gb of data.
The SH7615 processor's hybrid RISC DSP has an extended Harvard Architecture which simultaneously accesses two data and one address bus and also can sustain a multiply-accumulate function in a single-clock cycle.
But application developers who wish to use the extended registers, memory management, and new instructions, such as the combined a*b+c=d multiply-accumulate floating point instruction, will have to start porting.
The Cortex-M4 processor features extended single-cycle multiply-accumulate (MAC) instructions, optimized SIMD arithmetic, saturating arithmetic instructions and an optional single precision Floating Point Unit (FPU).
2]C buses, three UARTs, an on-chip cryptographic accelerator unit, a random number generator, an enhanced multiply-accumulate controller (EMAC) with hardware divide capability, and a direct-memory access (DMA) controller.
Floating point performance has been accelerated with IBM's Integer multiply-accumulate (MAC) Unit.
A Floating Point Unit (FPU) and a Multiply-Accumulate (MAC) unit are included to enhance math and signal processing capabilities.