NAND

(redirected from NAND gate)
Also found in: Dictionary, Thesaurus, Wikipedia.
Related to NAND gate: Logic gates

NAND

[nand]
(mathematics)
A logic operator having the characteristic that if P, Q, R, … are statements, then the NAND of P, Q, R, … is true if at least one statement is false, false if all statements are true. Derived from NOT-AND. Also known as sheffer stroke.

NAND

Not AND.

The Boolean function which is true unless both its arguments are true, the logical complement of AND:

A NAND B = NOT (A AND B) = (NOT A) OR (NOT B)

Its truth table is:

A | B | A NAND B --+---+--------- F | F | T F | T | T T | F | T T | T | F

NAND, like NOR, forms a complete set of Boolean functions on its own since it can be used to make NOT, AND, OR and any other Boolean function:

NOT A = A NAND A

A AND B = NOT (A NAND B)

A OR B = (NOT A) NAND (NOT B)

NAND

(1) See NAND flash.

(2) (Not AND) A Boolean logic operation that is true if any single input is false. Two-input NAND gates are often used as the sole logic element on gate array chips, because all Boolean operations can be created from NAND gates. See flash memory.


References in periodicals archive ?
To realize the proposed NAND gate we need 2-input port waveguide, 1-output port waveguide and two resonant rings.
Limited Tenders are invited for Ic Dgtl Hcms Trpl 3 I/P Nand Gate 74Hc10 - 500.
23 nanoseconds (ns) for a 2-input NAND gate loaded with one fanout and 0.
In addition, the CB-C8 family offers a toggle frequency of 175 MHz and an internal gate delay for a two-input NAND gate of 130 picoseconds (ps)(F/O=1, L=0 mm).
Furthermore, a 2 input NAND gate offers a speed of 119 picoseconds (F/O = 2, L = 0.
Limited Tenders are invited for Ic Dgtl Cms 2 I/P Nand Gate 4011B Smd - 1000.
Tenders are invited for purchase of Electronics & Tele Communication Department:Analog Multimeter,Up/Down counter Trainer,Amplitude modulator & demodulator Trainer kit,Frequency Modulator & Demodulator trainer kit, PCM system Trainer kit,PAM trainer kit,4-bit adder using NAND gate, 4 bit subtractor using NAND Gate.
15 7426: quad 2-input NAND gate with 15 V open collector outputs 100
There are two categories of CMOS RS flip-flops in the simulation, CMOS RS flip-flop composed of two cross-coupled NOR gates and two cross-coupled NAND gates.
In conjunction with Robert Forchheimer, Professor of Information Coding at LiU, Tybrandt has now taken the next step by developing chemical chips that also contain logic gates, such as NAND gates that allow for the construction of all logical functions.