NAND

(redirected from NAND gate)
Also found in: Dictionary, Thesaurus, Wikipedia.
Related to NAND gate: Logic gates

NAND

[nand]
(mathematics)
A logic operator having the characteristic that if P, Q, R, … are statements, then the NAND of P, Q, R, … is true if at least one statement is false, false if all statements are true. Derived from NOT-AND. Also known as sheffer stroke.

NAND

Not AND.

The Boolean function which is true unless both its arguments are true, the logical complement of AND:

A NAND B = NOT (A AND B) = (NOT A) OR (NOT B)

Its truth table is:

A | B | A NAND B --+---+--------- F | F | T F | T | T T | F | T T | T | F

NAND, like NOR, forms a complete set of Boolean functions on its own since it can be used to make NOT, AND, OR and any other Boolean function:

NOT A = A NAND A

A AND B = NOT (A NAND B)

A OR B = (NOT A) NAND (NOT B)

NAND

(1) See NAND flash.

(2) (Not AND) A Boolean logic operation that is true if any single input is false. Two-input NAND gates are often used as the sole logic element on gate array chips, because all Boolean operations can be created from NAND gates. See flash memory.


References in periodicals archive ?
Intersil's NAND gate flagship product, an eight-input ACS30MS, delivers a low level on the Y# output when all inputs have a high level, and results in a high level on the output when there is a low level on any input.
2 micron CMOS QYH400 "The Time to Market Gate Array" family offers the convenience and turnaround of an FPGA, but with both the performance (typical NAND gate delay of 0.
23 nanoseconds (ns) for a 2-input NAND gate loaded with one fanout and 0.
In addition, the CB-C8 family offers a toggle frequency of 175 MHz and an internal gate delay for a two-input NAND gate of 130 picoseconds (ps)(F/O=1, L=0 mm).