SOI

(redirected from Silicon on insulator)
Also found in: Wikipedia.

SOI

(Silicon On Insulator) A chip architecture that increases transistor switching speed by reducing capacitance (build-up of electrical charges in the transistor's elements), and thus reducing the discharge time. The power requirement is also reduced in some designs. The SOI technique creates the transistors on a thin top silicon layer that is separated from the silicon substrate by a thin insulating layer of glass or silicon dioxide. One method of forming this insulating layer is the Separation by Implantation of Oxygen (SIMOX) technique, which implants oxygen into the wafer under intense heat.
References in periodicals archive ?
22, 2014 /PRNewswire/ -- Research and Markets has announced the addition of the "Global Silicon on Insulator (BESOI, ELTRAN, SOS, SIMOX and Smart-Cut) Market - Forecast to 2020" report to their offering.
Our analysis of the device has confirmed that the 65nm AMD Athlon 64 X2 dual-core processor, produced at AMD Fab 36, uses minimum gate lengths of 35nm, nine copper and one aluminum metal levels, strained silicon channel and a Silicon on Insulator (SOI) substrate," said Don Scansen, lead process analyst at Semiconductor Insights.
According to a new market research report "Silicon on Insulator Market by Technology ( BESOI, ELTRAN, SOS, SIMOX and Smart-Cut ), by Product ( Optical SOI, SOI Transistor, MEM S, Image Sensor and Memory Devices), by Application ( Automotive, Computing and Mobile ) and Geography - Global Forecast to 2020" , published by MarketsandMarkets, the value of Silicon on Insulator market is expected $2145.
ISi), the developer of Z-RAM(R) high density memory IP, today announced that it has recruited semiconductor memory and Silicon on Insulator (SOI) luminaries Dr.
SOI: Silicon On Insulator - sSOI: strained Silicon On Insulator
Chartered's decision to adopt our advanced Silicon on Insulator technology at 65nm is further evidence of the success of the IBM/Chartered Common Platform strategy.
AmberWave Systems Corporation, the semiconductor industry's leading developer of strained silicon technology, today announced a breakthrough in strained silicon on insulator (SSOI) quality and manufacturability.
Flexfet(TM) is the industry's first low cost advanced Independent Double Gate (IDG), Silicon On Insulator (SOI), CMOS fabrication process.
SUSS MicroTec AG (FWB:SMH) introduces nano PREP, a novel method of surface activation and wafer to wafer bonding that enables the creation of semiconductor materials such as silicon on insulator (SOI) and strained silicon using direct wafer bonding (DWB).
Silicon Genesis Corporation (SiGen) is moving its company headquarters and Research & Development (R&D) from Campbell, CA to a site adjacent to its existing Silicon on Insulator (SOI) production facility in San Jose, CA.
Isonics Corporation (Nasdaq:ISON), a leader in the development of isotopically engineered semiconductor materials and a supplier of isotopes for life sciences and health care applications, has announced that a leading semiconductor manufacturer has taken delivery of Silicon-28 Thin-Film, Silicon On Insulator (SOI) wafers for evaluation.
Silicon Wave's RMC product family uses an innovative approach to radio design that utilizes a Silicon On Insulator (SOI) BiCMOS process technology to deliver significant advantages in size, performance and power consumption.

Full browser ?