Simulating Digital Systems

Simulating Digital Systems

Fortran-like language for describing computer logic design. Sammet 1969, p.622.
References in periodicals archive ?
Cavanagh (Santa Clara University) introduces the language elements and expressions of the Verilog hardware description language (HDL) for simulating digital systems, and explains the dataflow, behavioral, and structural modeling constructs.
Full browser ?