VHDL definition of VHDL in the Free Online Encyclopedia.

VHDL

(VHSIC Hardware Description Language) A hardware description language (HDL) used to design electronic systems at the component, board and system level. VHDL allows models to be developed at a very high level of abstraction. Initially conceived as a documentation language only, most of the language can today be used for simulation and logic synthesis. VHDL became the IEEE 1076 standard in 1987, but was initially developed for the U.S. military's VHSIC program in 1981. See Verilog and RTL.

HDL Languages

VHDL and Verilog are the most popular HDLs. These examples show a circuit described in RTL in both languages and the resulting schematic of the gate level netlist created after synthesis (below). (Language and schematic examples from "HDL Chip Design" courtesy of Douglas J. Smith.)

VHDL - Very High Speed Integrated Circuit (VHSIC) Hardware Description Language. A large high-level VLSI design language with Ada-like syntax. The DoD standard for hardware description, now standardised as IEEE 1076.

["VHSIC Hardware Description Language", M.R. Shahdad et al, IEEE Computer 18(2):94-103 (Feb 1985)].

Mentioned in	?		References in periodicals archive	?		Encyclopedia browser	?		Full browser	?
No references found	9780470185315 FPGA prototyping by VHDL examples; Xilinx Spartan -3 version. FPGA prototyping by VHDL examples; Xilinx Spartan -3 version by SciTech Book News Part of Innoveda's SLD suite, the new product enables users to create C/C++, VHDL and Verilog blocks in a single tool, perform co-simulation of Verilog and VHDL and co-simulate C/C++ and HDL. Innoveda introduces new HDL and system level design tool by Worldwide Computer Products News It contains critical Verilog and VHDL coding-style rules to minimize design flow bottlenecks and optimize quality of results (QoR) for system-on-a-programmable-chip (SOPC) development using Altera programmable logic devices (PLDs) with design-tools such as Synopsys' FPGA Compiler II and FPGA Express. NEW RULE SETS FOR LEDA CHECKERS ACCELERATE AND DELIVER by EDP Weekly's IT Monitor	Vezire Nadr Vezirov, Mir Gasan Kiazim Ogly VF VFAT VFR VFR between layers VFR on top VFR terminal minimums VFR weather VFX VG VGA VGA card VGA feature connector VGA HC VGA monitor VGA pass-through VGA port VGC Vgik VGQF vgrep VGX VHD VHDCI VHDL VHE VHF VHLL vhost VHS VHS ripping VHSIC VI Vi Improved Vi–a del Mar International Song Festival via Via Appia Via Artmane via de crujia via de crujía Via Dolorosa Via Mala via point Viability Viability of Seeds viable Viacheslav Aleksandrovich Kugushev Viacheslav Aleksandrovich Malyshev Viacheslav Alekseevich Golubtsov Viacheslav Alekseevich Karpinskii	VHCC VHCCC VHCD VHCDC VHCE VHCF VHCG VHCHA VHCI VHCL VHCMA VHCN VHCO VHCP VHCPP VHCS VHCSF VHCT VHD VHD VHDA VHDB VHDC VHDCI VHDCI VHDD VHDL VHDL AMS Synthesis Environment VHDL Initiative Towards ASIC Libraries VHDL International Users Forum VHDL Procedural Interface VHDL Standards Acceptance Group VHDL System Simulator VHDL Tool Integration Platform VHDLIUF VHDM VHDN VHDOA VHDPA VHDR VHDS VHDSL VHDSL VHDSL VHDSL VHDZ VHE VHE VHEA VHEC VHEDC VHEE VHEET VHEIP Vhemt

Mentioned in

References in periodicals archive

Encyclopedia browser

Full browser

No references found

9780470185315 FPGA prototyping by VHDL examples; Xilinx Spartan -3 version.

FPGA prototyping by VHDL examples; Xilinx Spartan -3 version by SciTech Book News

Part of Innoveda's SLD suite, the new product enables users to create C/C++, VHDL and Verilog blocks in a single tool, perform co-simulation of Verilog and VHDL and co-simulate C/C++ and HDL.

Innoveda introduces new HDL and system level design tool by Worldwide Computer Products News

It contains critical Verilog and VHDL coding-style rules to minimize design flow bottlenecks and optimize quality of results (QoR) for system-on-a-programmable-chip (SOPC) development using Altera programmable logic devices (PLDs) with design-tools such as Synopsys' FPGA Compiler II and FPGA Express.

NEW RULE SETS FOR LEDA CHECKERS ACCELERATE AND DELIVER by EDP Weekly's IT Monitor