Printer Friendly
Dictionary, Encyclopedia and Thesaurus - The Free Dictionary
1,523,756,227 visitors served.
?
Dictionary/
thesaurus
Medical
dictionary
Legal
dictionary
Financial
dictionary
Acronyms
 
Idioms
Encyclopedia
Wikipedia
encyclopedia
?

Verilog

   Also found in: Wikipedia 0.09 sec.

Verilog

An HDL (hardware description language) used to design electronic systems at the component, board and system level. Developed by Phil Morby at Gateway Design Automation, it was introduced in 1985 along with Verilog-XL, a logic simulator.

By the late 1980s, Verilog was the de facto standard for proprietary HDLs. After Cadence Design Automation acquired it in 1989 and put it into the public domain in 1990, it became the IEEE 1364 standard in 1995 (Verilog 95).

SystemVerilog
SystemVerilog is an enhanced version of Verilog developed by Accellera (www.accellera.org), an industry organization formed in 2000 by the consolidation of Open Verilog International (OVI) and VHDL International. Verilog and VHDL are the two major HDLs. See VHDL and RTL.

HDL Languages
Verilog and VHDL are the most popular HDLs. These examples show a circuit described in RTL in both languages and the resulting schematic of the gate level netlist created after synthesis (below). (Language and schematic examples from "HDL Chip Design" courtesy of Douglas J. Smith.)



(language)Verilog - A Hardware Description Language for electronic design and gate level simulation by Cadence Design Systems.

xnf2ver is an XNF to Verilog translator.

["The Verilog Hardware Description Language", Donald E. Thomas & Philip Moorby, Kluwer, 1991].


?Page tools
Printer friendly
Cite / link
Email
Feedback
? Mentioned in ? References in periodicals archive
 
@Designer now supports the leading Verilog simulators, including NC-Verilog and Verilog-XL from Cadence (NYSE:CDN), Modelsim from Mentor Graphics (Nasdaq:MENT), and VCS from Synopsys (Nasdaq:SNPS).
a leading provider of high-performance Verilog simulators announced support for variable precision computation in its Super FinSim Verilog simulators.
Arithmatica has integrated Verific's Verilog parser and register transfer level (RTL) elaborator with its CellMath tools to provide tighter flow integration for Verilog users.
 
Encyclopedia browser? ? Full browser
 
 
Encyclopedia
?

Disclaimer | Privacy policy | Feedback | Copyright © 2009 Farlex, Inc.
All content on this website, including dictionary, thesaurus, literature, geography, and other reference data is for informational purposes only. This information should not be considered complete, up to date, and is not intended to be used in place of a visit, consultation, or advice of a legal, medical, or any other professional. Terms of Use.