asynchronous logic

[ā′siŋ·krə·nəs ′läj·ik]

(electronics)

A logic network in which the speed of operation depends only on the signal propagation through the network.

asynchronous logic

(architecture)

A data-driven circuit design technique where, instead of the components sharing a common clock and exchanging data on clock edges, data is passed on as soon as it is available. This removes the need to distribute a common clock signal throughout the circuit with acceptable clock skew. It also helps to reduce power dissipation in CMOS circuits because gates only switch when they are doing useful work rather than on every clock edge.

There are many kinds of asynchronous logic. Data signals may use either "dual rail encoding" or "data bundling". Each dual rail encoded Boolean is implemented as two wires. This allows the value and the timing information to be communicated for each data bit. Bundled data has one wire for each data bit and another for timing. Level sensitive circuits typically represent a logic one by a high voltage and a logic zero by a low voltage whereas transition signalling uses a change in the signal level to convey information. A speed independent design is tolerant to variations in gate speeds but not to propagation delays in wires; a delay insensitive circuit is tolerant to variations in wire delays as well.

The purest form of circuit is delay-insensitive and uses dual-rail encoding with transition signalling. A transition on one wire indicates the arrival of a zero, a transition on the other the arrival of a one. The levels on the wires are of no significance. Such an approach enables the design of fully delay-insensitive circuits and automatic layout as the delays introduced by the layout compiler can't affect the functionality (only the performance). Level sensitive designs can use simpler, stateless logic gates but require a "return to zero" phase in each transition.

http://cs.man.ac.uk/amulet/async/.

This article is provided by FOLDOC - Free Online Dictionary of Computing (foldoc.org)

Mentioned in

References in periodicals archive

When data is loaded from DRAM or the HMC stacks into the DPU, the asynchronous logic immediately performs an operation and then passes the result on to neighboring processing elements.

Wave Computing Close to Unveiling Its First AI System

The implementation of the algorithm could be made in the near future using FPGAs with higher-capacity or allowing asynchronous interconnectivity between asynchronous logic blocks, the above must be accompanied by the use of tools with greatest ability to synthesize and to adapt asynchronous digital circuits.

Aproximacion metodologica para la implementacion asincrona del algoritmo de Rijndael

They often use the properties of asynchronous logic for high performance (high speed, low power, robustness, etc.).

The PLB architecture has been designed to be a good trade-off between the efficient resource management and the high flexibility required to be style-independent (many asynchronous logic styles exist: 4-phase, 2-phase logic, e.g., and different data encoding: for instance the 1-of-n data encoding).

As shown in Figure 5, the LE outputs are fed back to the LE inputs through multiplexers in order to ensure the implementation of memory elements that are commonly used in asynchronous logic such as Muller C-elements.

This is why the Muller element (or C-element) is extensively used in asynchronous logic and is considered as the fundamental component on which is based the 4-phase and 2-phase asynchronous protocols implementation.

The LUTs are able to implement functions with memorization which are required for asynchronous logic.

Asynchronous logic requires implementing protocols between communicating modules, which basically consists in computing an acknowledgment signal.

An asynchronous FPGA block with its tech-mapping algorithm dedicated to security applications

A netlist that contains "reconvergent paths"--nodes where a path with fewer pipeline stages (shorter path) reconverges with a path with more pipeline stages (longer path)--leads to slow speed of operation for asynchronous logic. In that case, data in the shorter path arrive earlier to the node and have to wait for data in the longer path to propagate forward.

Asynchronous realization of algebraic integer-based 2D DCT using achronix speedster SPD60 FPGA

Asynchronous adiabatic logic is a unique design technique which combines the energy saving benefits of asynchronous logic and adiabatic logic.

Design of low power multiplier with energy efficient full adder using DPTAAL

He also made significant contributions to the design of arithmetic and control logic, analog to digital converters, time-measurement circuits and design automation for asynchronous logic circuits and systems.

David Kinniment; Obituary