clockless computing

A digital logic architecture that does not use a central timing clock to synchronize all the circuits in a chip. Called "asynchronous logic," such an architecture eliminates approximately 15% of the chip's circuits and 20% of its power requirement. See clock.

Copyright © 1981-2025 by The Computer Language Company Inc. All Rights reserved. THIS DEFINITION IS FOR PERSONAL USE ONLY. All other reproduction is strictly prohibited without permission from the publisher.

All content on this website, including dictionary, thesaurus, literature, geography, and other reference data is for informational purposes only. This information should not be considered complete, up to date, and is not intended to be used in place of a visit, consultation, or advice of a legal, medical, or any other professional.