addressing mode


Also found in: Acronyms, Wikipedia.

addressing mode

[ə′dres·iŋ ‚mōd]
(computer science)
The specific technique by means of which a memory reference instruction will be spelled out if the computer word is too small to contain the memory address.

addressing mode

(processor, programming)
One of a set of methods for specifying the operand(s) for a machine code instruction. Different processors vary greatly in the number of addressing modes they provide. The more complex modes described below can usually be replaced with a short sequence of instructions using only simpler modes.

The most common modes are "register" - the operand is stored in a specified register; "absolute" - the operand is stored at a specified memory address; and "immediate" - the operand is contained within the instruction.

Most processors also have indirect addressing modes, e.g. "register indirect", "memory indirect" where the specified register or memory location does not contain the operand but contains its address, known as the "effective address". For an absolute addressing mode, the effective address is contained within the instruction.

Indirect addressing modes often have options for pre- or post- increment or decrement, meaning that the register or memory location containing the effective address is incremented or decremented by some amount (either fixed or also specified in the instruction), either before or after the instruction is executed. These are very useful for stacks and for accessing blocks of data. Other variations form the effective address by adding together one or more registers and one or more constants which may themselves be direct or indirect. Such complex addressing modes are designed to support access to multidimensional arrays and arrays of data structures.

The addressing mode may be "implicit" - the location of the operand is obvious from the particular instruction. This would be the case for an instruction that modified a particular control register in the CPU or, in a stack based processor where operands are always on the top of the stack.

addressing mode

(2)
In IBM System 370/XA the addressing mode bit controls the size of the effective address generated. When this bit is zero, the CPU is in the 24-bit addressing mode, and 24 bit instruction and operand effective addresses are generated. When this bit is one, the CPU is in the 31-bit addressing mode, and 31-bit instruction and operand effective addresses are generated.

["IBM System/370 Extended Architecture Principles of Operation", Chapter 5., 'Address Generation', BiModal Addressing].
References in periodicals archive ?
Supports various addressing modes (broadcast, multicast, promiscuous)
EZMac supports a wide range of addressing modes, fast frequency hopping, and collision and error detections.
All MSP430 devices are based on an orthogonal 16-bit true-RISC CPU core with the flexibility of 16 fully addressable single-cycle 16-bit CPU registers, only 27 instructions and 7 consistent addressing modes that all use double data fetch technology (DDFT).
The H8SX architecture has 18 new instructions (87, total) and 3 more addressing modes (11, total).
0 of TMON for MVS supports z/OS running in either 32- or 64-bit addressing modes.
Its patented technology knows about the instruction set, addressing modes, parallelism, and memory hierarchy, operating modes, registers and exceptions.
Also, NET2270 comes with three (3) Register Addressing Modes (Direct/Indirect/ALE).
Adding dedicated built-in hardware accelerators and special addressing modes results in FFT Butterfly execution in 5 cycles and Viterbi's two Add-Compare-Select routine in 3 cycles.
The award-winning C2700 combines the best of DSP, RISC, and uC architectures and offers flexible addressing modes for efficient data manipulation and features a set of single-cycle, read-modify-write instructions.
Enhancements include: extending the address reach to 16 Mwords, adding five new addressing modes and a register file-style operand access.