branch delay slot

branch delay slot

References in periodicals archive ?
2) Thus, the Alpha AXP architecture has no condition codes, no global exception enables, no multiplier-quotient or string registers, no branch delay slots, no suppressed instructions or skips, no precise arithmetic exceptions, and no single-byte writes to memory.
The branch delay slots found in some other RISC architectures require exactly one following instruction to be executed after a conditional branch.