Printer Friendly
The Free Dictionary
982,426,552 visitors served.
?
Dictionary/
thesaurus
Medical
dictionary
Legal
dictionary
Financial
dictionary
Acronyms
 
Idioms
Encyclopedia
Wikipedia
encyclopedia
?

branch prediction

   Also found in: Wikipedia 0.12 sec.

In CPU instruction execution, predicting the outcome of a branch so that those instructions may be executed in parallel with the current instructions. If the CPU guesses the wrong branch, it will take extra machine cycles to go back and execute the correct one; however, on average, if the prediction algorithms are good, overall performance is increased. See predication and branch.


(processor, algorithm)branch prediction - A technique used in some processors with instruction prefetch to guess whether a conditional branch will be taken or not and prefetch code from the appropriate location.

When a branch instruction is executed, its address and that of the next instruction executed (the chosen destination of the branch) are stored in the Branch Target Buffer. This information is used to predict which way the instruction will branch the next time it is executed so that instruction prefetch can continue. When the prediction is correct (and it is over 90% of the time), executing a branch does not cause a pipeline break.

Some later CPUs simply prefetch both paths instead of trying to predict which way the branch will go.

An extension of the idea of branch prediction is speculative execution.

?Page tools
Printer friendly
Cite / link
Email
Feedback
? Mentioned in ? References in periodicals archive
 
Similarly, floating-point, computationally intensive tasks will gain some performance from both faster clock speeds and from the chip's internal branch prediction mechanisms (as well as from RDRAM, if used).
The ARC 750D configurable RISC core includes features such as a high performance 7 stage pipeline, dynamic branch prediction unit and a memory management unit for Embedded Linux and other high-end operating systems.
ARC was able to achieve clock speeds of 400MHz and above through a sophisticated pipeline structure that supports out-of-order completion, non-blocking access, 2-level hit-under-miss scheduling, and configurable dynamic branch prediction for maximum throughput.
 
Encyclopedia browser? ? Full browser
 
 
Encyclopedia
?

Disclaimer | Privacy policy | Feedback | Copyright © 2008 Farlex, Inc.
All content on this website, including dictionary, thesaurus, literature, geography, and other reference data is for informational purposes only. This information should not be considered complete, up to date, and is not intended to be used in place of a visit, consultation, or advice of a legal, medical, or any other professional. Terms of Use.