cycle timing diagram

cycle timing diagram

[′sī·kəl ¦tīm·iŋ ‚dī·ə‚gram]
(computer science)
A diagram showing the activity that occurs in each clock cycle of a computer during the execution of a machine-language instruction.