equalizer circuit

equalizer circuit

equalizer circuitclick for a larger image
An electrical circuit that ensures that when two or more generators are connected in parallel to a power system they share the load equally. In this arrangement, if the voltage of one generator is slightly higher than that of the other generator in parallel, that generator will assume the greater part of the load. Such a circuit includes an equalizing coil wound with a voltage coil in each of the regulators, an equalizing bus to which all equalizing circuits are connected, and a low-resistance shunt in the ground lead of each generator. The equalizing coil will either strengthen or weaken the effect of the voltage coil, depending upon the direction. The low-resistance shunt in the ground lead of each generator causes a difference of potential between the negative terminals of the generators. The value of the shunt ensures a potential difference of 0.5 volt across it at the maximum generator load.
References in periodicals archive ?
This research successfully developed an equalizer circuit that compensates for distortions of the electric signals in low frequency as well as high frequency, and also a control circuit that automatically adjusts the compensation for each of several thousand signal lines in a system.
Key benefits of the Sabritec passive equalizer circuit include:
A simple printed circuit gain equalizer circuit has been described, which comprises a quarter-wave, line coupler, variable capacitance and selected resistor.
Through the development of a new kind of transceiver circuit, along with an equalizer circuit that can compensate for signal degradation in transmission lines, Fujitsu Laboratories has made it possible to roughly double data communications speed between CPUs.
While reducing gain at one band end, this equalizer circuit migh also decrease the output power capability and produce harmonic distortion.
Unlike other DisplayPort demux products in the market, the PS8318 and PS8312 both include an advanced equalizer circuit at the device input to remove signal distortion due to PCB traces, cables and/or connectors.
This receiver equalizer circuit supports 10Gbps transmissions over multiple channels and obviates the need for multi-stage equalizer circuits, resulting in numerous benefits: faster speed, lower power consumption, the ability to provide the loss-compensation necessary for backplane transmissions, and noise reduction.
The PS8121ED DisplayPort input incorporates Parade's unsurpassed advanced equalizer circuit.
SCF technology enables the device to eliminate the need for external resistor-capacitor (RC) networks in the equalizer circuit, since this function is handled internally, which decreases system cost.
YMU759 also includes a built-in equalizer circuit to compensate for the frequency characteristics of the speaker or handset type.
FM sound tone generator Polyphony: 16-note polyphony (generates 16 independent sounds simultaneously) ADPCM playback function: Single-channel 4-bit ADPCM decoder Sampling rate: 4 kHz, 8 kHz Stereo Hardware sequencer Speaker amplifier (Maximum output: 550 mW) Equalizer circuit to optimizefor end product frequency characteristics of sound for speakers 16-bit stereo D/A A/D converter Supports providing an Aanalog stereo headphone output Standby Low-power mode: Less than Under 1 [micro sign]A (typ.