scratchpad


Also found in: Dictionary, Thesaurus, Wikipedia.

scratchpad

A CPU register or a reserved section of memory or disk that is used for temporary storage. See scratch tape and scratch disk.
References in periodicals archive ?
The first part of Shannon's test is simply finding the Scratchpad button on the Expedia.
This Scratchpad label is your open canvas to express yourself and inspire the world.
The Scratchpad feature neatly stores and organises a customer's search queries for easy retrieval.
com account will also spot a new feature called Scratchpad, which stores and organizes a customer's search queries for easy retrieval.
To make much use of it, however, you'd probably want to place the scratchpad access icon on the page buttons menu bar at the bottom of the page.
Djay turns the device into a scratchpad using songs from your library.
A joke or a smile that lets the blood flow easy again, but the gradual recognition of the hundred ways a man may be guilty, the remark you dropped in a cafe that somebody wrote down, the letter you wrote last year, the sentence you scribbled on a scratchpad, the fact that your cousin is in the ranks of the enemy, and the strange sound your own words make in your ears when they are quoted in the indictment.
Additional subjects covered are an adaptive scratchpad memory management system, a location-determination application in WirelessHART, branch target buffers, and PLL-based time synchronization in wireless sensor networks.
The central executive is akin to attention, the visuo-spatial scratchpad deals in the short term with visual images, the phonological loop with auditory information, and the episodic buffer temporarily combines the information from the senses to create a multisensory impression of what is happening.
DS1820 has a scratchpad memory where the results of temperature measurements are stored.
Each RC100 is tightly integrated into SGI NUMAflex(TM) architecture and features two Xilinx Virtex-4 LX200 FPGAs and 10 banks of local scratchpad memory, providing a total of 70 FPGAs and 840 GB per second of local memory bandwidth in the benchmarked configuration.
The two FA-18s originally had requested a section PAR approach, which was coordinated between the arrival and final controller, using a scratchpad on the radar scope.