6T SRAM


Also found in: Dictionary.

6T SRAM

(6 Transistor SRAM) See static RAM.
Mentioned in ?
References in periodicals archive ?
The 6T SRAM equivalent schematic diagram during read operation.
In order to find a solution for the conflicting read versus write operation design requirement in the 6T SRAM Cell, Schmitt Trigger principle is applied for the cross coupled inverter pair is shown the Figure 2.
As the Schmitt trigger based designs are having high number of transistor to make the read stability that is 10 Transistor which very high when compared to the existing 6T SRAM Design.
A 6T, 8T, 11T ST SRAM cell is presented in this paper for enhancing the read SNM while reducing the leakage power consumption as compared to the conventional 6T SRAM circuits.
UMC's URAM effectively addresses the needs of SoC designs for a broad range of applications, including storage media, communications, and graphics and imaging systems, by providing a high-density memory that delivers up to a 50 percent area reduction over standard 6T SRAM.
URAM's ultra high density, 1/4 to 1/5 the size of 6T SRAM with a macro area of approximately 1/2 to 1/3 times the size of SRAM, allows for smaller overall form factor so that designers can fit more functions within a smaller chip area.
The DRAM structure also results in a memory cell that is only one-tenth the size of a 6T SRAM cell using the same lithography node.
The 4Mb SRAM devices feature a 65-nanometer gate length and the world's smallest 6T SRAM cell, measuring less than 1.
Now the second-generation 1T-SRAM-M technology challenges even the data-retaining standby power capabilities of 6T SRAM, with standby current capabilities of just 10 micro amps per megabit or less when implemented in TSMC 0.
Fu-Chieh Hsu, MoSys CEO, stated, "Over the last 2 years, MoSys has consistently demonstrated the many fundamental advantages of our patented, embedded 1T-SRAM(R) technology over traditional 6T SRAM and embedded DRAM.
Traditional 6T SRAM suffers from the fundamental CMOS scaling limit of sub-threshold voltage, which must be a small fraction of the supply voltage.
13-micron silicon was a 6T SRAM developed in November of 1999.