addressing mode

(redirected from Addressing modes)

addressing mode

[ə′dres·iŋ ‚mōd]
(computer science)
The specific technique by means of which a memory reference instruction will be spelled out if the computer word is too small to contain the memory address.

addressing mode

(processor, programming)
One of a set of methods for specifying the operand(s) for a machine code instruction. Different processors vary greatly in the number of addressing modes they provide. The more complex modes described below can usually be replaced with a short sequence of instructions using only simpler modes.

The most common modes are "register" - the operand is stored in a specified register; "absolute" - the operand is stored at a specified memory address; and "immediate" - the operand is contained within the instruction.

Most processors also have indirect addressing modes, e.g. "register indirect", "memory indirect" where the specified register or memory location does not contain the operand but contains its address, known as the "effective address". For an absolute addressing mode, the effective address is contained within the instruction.

Indirect addressing modes often have options for pre- or post- increment or decrement, meaning that the register or memory location containing the effective address is incremented or decremented by some amount (either fixed or also specified in the instruction), either before or after the instruction is executed. These are very useful for stacks and for accessing blocks of data. Other variations form the effective address by adding together one or more registers and one or more constants which may themselves be direct or indirect. Such complex addressing modes are designed to support access to multidimensional arrays and arrays of data structures.

The addressing mode may be "implicit" - the location of the operand is obvious from the particular instruction. This would be the case for an instruction that modified a particular control register in the CPU or, in a stack based processor where operands are always on the top of the stack.

addressing mode

(2)
In IBM System 370/XA the addressing mode bit controls the size of the effective address generated. When this bit is zero, the CPU is in the 24-bit addressing mode, and 24 bit instruction and operand effective addresses are generated. When this bit is one, the CPU is in the 31-bit addressing mode, and 31-bit instruction and operand effective addresses are generated.

["IBM System/370 Extended Architecture Principles of Operation", Chapter 5., 'Address Generation', BiModal Addressing].
References in periodicals archive ?
The 8-bit soft-core processor has 3 addressing modes: direct, indirect, and immediate.
There are three basic addressing modes for p-test executions: count up count down and random.
The microcontroller leverages a Harvard architecture with 16-bit index registers and stack pointer, a 16Mbyte linear address space, advanced addressing modes, and other features designed to optimally support C-programming to deliver leading-edge CPU performance in both speed and code density.
To fit into the 16-bit encoding space, the 16-bit Thumb ISA reduces the number of both accessible registers and addressing modes. This reduction limits the number of 32bit ARM instructions that can be converted into the 16-bit Thumb format, thereby reducing both compression efficiency and performance.
In addition, the operators are offered from different (immediate/direct/indirect) addressing modes. Execute: instruction execution.
Byte and bit manipulation instructions are realized in Immediate, Register, Direct and Indirect Addressing Modes in the present work.
The RX instructions draw on traditional CISC techniques, which include multiple instruction types, variable-length instructions, and multiple addressing modes that allow the instructions to be extremely efficient and operate directly on registers and memory.
PurnaChandra Rao garu introducing the certification course and telling that the participants learn 8051 Microcontroller - Addressing Modes, Instruction Set and Assembly Language Programming of 8051 - Interfacing of Peripherals to Microcontroller - Applications of Embedded Systems.
It appears that there has been developments in there of addressing modes in more complex disorders in both adults (Young, et.al.
Planned in 28-100 pin packages, the devices feature 94 instructions and 11 addressing modes. The CPU core also incorporates bit reversed addressing, zero overhead program looping constructs, and modulo addressing.
We then cover the details of syntax, semantics, and implementation, followed by smaller examples from our Pentium specification, which show CISC addressing modes and variable-sized operands.
This definition includes the instruction set, instruction formats, operation codes, addressing modes, and all registers and memory locations that may be directly manipulated by a machine language programmer.

Full browser ?