addressing mode

(redirected from Addressing modes)

addressing mode

[ə′dres·iŋ ‚mōd]
(computer science)
The specific technique by means of which a memory reference instruction will be spelled out if the computer word is too small to contain the memory address.

addressing mode

(processor, programming)
One of a set of methods for specifying the operand(s) for a machine code instruction. Different processors vary greatly in the number of addressing modes they provide. The more complex modes described below can usually be replaced with a short sequence of instructions using only simpler modes.

The most common modes are "register" - the operand is stored in a specified register; "absolute" - the operand is stored at a specified memory address; and "immediate" - the operand is contained within the instruction.

Most processors also have indirect addressing modes, e.g. "register indirect", "memory indirect" where the specified register or memory location does not contain the operand but contains its address, known as the "effective address". For an absolute addressing mode, the effective address is contained within the instruction.

Indirect addressing modes often have options for pre- or post- increment or decrement, meaning that the register or memory location containing the effective address is incremented or decremented by some amount (either fixed or also specified in the instruction), either before or after the instruction is executed. These are very useful for stacks and for accessing blocks of data. Other variations form the effective address by adding together one or more registers and one or more constants which may themselves be direct or indirect. Such complex addressing modes are designed to support access to multidimensional arrays and arrays of data structures.

The addressing mode may be "implicit" - the location of the operand is obvious from the particular instruction. This would be the case for an instruction that modified a particular control register in the CPU or, in a stack based processor where operands are always on the top of the stack.

addressing mode

(2)
In IBM System 370/XA the addressing mode bit controls the size of the effective address generated. When this bit is zero, the CPU is in the 24-bit addressing mode, and 24 bit instruction and operand effective addresses are generated. When this bit is one, the CPU is in the 31-bit addressing mode, and 31-bit instruction and operand effective addresses are generated.

["IBM System/370 Extended Architecture Principles of Operation", Chapter 5., 'Address Generation', BiModal Addressing].
References in periodicals archive ?
The microcontroller leverages a Harvard architecture with 16-bit index registers and stack pointer, a 16Mbyte linear address space, advanced addressing modes, and other features designed to optimally support C-programming to deliver leading-edge CPU performance in both speed and code density.
The STM8 family also features a large 16Mbyte address space, enhanced index registers and stack pointer operation and advanced addressing modes supporting optimal code density and real-time performance.
It appears that there has been developments in there of addressing modes in more complex disorders in both adults (Young, et.
This powerful yet simple core with sixteen 32-bit general-purpose registers supports complex CISC addressing modes and a single-cycle instruction set that includes frame pointer support, multi-bit shift and multi-register push/pop as well as powerful 32-bit math operations.
Latest technology delivers speed and cost advantages, with versatile addressing modes and low-voltage compatibility
Due to optimization of both the RX CPU architecture and compiler technology, application code size is typically smaller than many popular 32-bit MCU architectures in the market because of the RX CPU's variable-length CISC instruction set and optimized addressing modes.
In addition, improvements to stack-pointer operations, supplemental addressing modes and new instructions boost support for C programming and real-time performance to increase code density and processor efficiency.
EZMac offers a range of addressing modes for customizable packet filtering, including customer ID, sender ID, destination ID, and packet length (see below for more details on packet filtering options).
In performance, the STM8 leverages a Harvard architecture with 16-bit index registers and stack pointer, a 16Mbyte linear address space, advanced addressing modes and other features designed to optimally support C-programming to deliver leading-edge CPU performance in both speed and code density.
The CISC (complex instruction set computer) architecture is a significant advantage for the production of compact code matching the small memory footprint of the family's devices, with nested interrupt management and a variety of addressing modes in the core architecture simplifying high level language coding.
0 offers support for two new addressing modes for servers with large memories: Physical Address Extension (PAE) allows 32-bit servers to address more than 4GB memory, and 64-bit addressing for up to 1TB of memory; and, support for Trusted Platform Modules, which provide hardware based security, attestation and trust, as well as security features contributed from IBM's secure hypervisor initiative.
EZMac supports frequency hopping and a wide range of addressing modes, collision detections, and error detection (CRC).