bit error rate

(redirected from Bit error ratio)
Also found in: Acronyms, Wikipedia.

Bit Error Rate

(data, digital, communications)
(BER) The fraction of a message or block of data that is wrong.
This article is provided by FOLDOC - Free Online Dictionary of Computing (

bit error rate (BER)

The number of bit errors in a sample divided by the total number of bits in the sample, generally averaged over many such samples (ICAO).
An Illustrated Dictionary of Aviation Copyright © 2005 by The McGraw-Hill Companies, Inc. All rights reserved


(1) (Basic Encoding Rules) A set of encoding rules for ASN.1 notation, which is a method for defining data structures. See ASN.1.

(2) (Bit Error Rate) The average number of bits transmitted in error. See BERT.


(Bit Error Rate Test) An analysis of network transmission efficiency that computes the percentage of bits received in error from the total number sent.
Copyright © 1981-2019 by The Computer Language Company Inc. All Rights reserved. THIS DEFINITION IS FOR PERSONAL USE ONLY. All other reproduction is strictly prohibited without permission from the publisher.
References in periodicals archive ?
Comparison from the respect of channel interference, bit error ratio, and transmission rate reveal that the proposed method is superior to the existing underwater cooperative transmission method.
Caption: FIGURE 5: Bit error ratio with respect to different numbers of taps.
The bit error ratio (BER) of a serial data stream is impacted by both jitter and noise.
The selected plots serve to visualize the effects of crosstalk due to growing spectral complexity on the victim's BER: the (RN)(PN) spectrum; the BER eye; the horizontal bathtub curve; and a set of BER contours taken at le-3, le-6, le-9, le-15, and le-18 bit error ratio probabilities.
Rainer Plitschka is an application specialist for bit error ratio testers at the Agilent Technologies Digital and Photonic Test Operation within the Digital Test Division.
A new suite for the Agilent N4903A Serial Bit Error Ratio Tester (BERT) features a library of jitter tolerance compliance curves for periodic jitter, random jitter, bounded uncorrelated jitter, and intersymbol and sinusoidal interference for PCI Express, Serial Advanced Technology Attachment, Fibre Channel, fully buffered DIMM, CEI, 10GbE, and small form-factor pluggable compliance testing up to 12.5 Gb/s.
The N4903A Serial Bit Error Ratio Tester provides jitter-tolerance test (J-BERT) of serial gigabit devices up to 12.5 Gb/s.
For example, TR-029 ANNEX A: Bit Error Ratio Testing of ATM-Based ADSL Systems describes the three common types of BER measurements along with defining equations.