Buffer Stage

buffer stage

[′bəf·ər ‚stāj]
(electronics)

Buffer Stage

 

a stage of an amplifier of a radio transmitter or receiver using an electron tube or transistor. It serves mainly to eliminate or diminish the effect (reaction) of the following stage (after the buffer stage) on the preceding stage (in general, to eliminate the effect of load variations on a highly stable signal source).

References in periodicals archive ?
It simply includes a buffer stage, and turn-on and turn-off gate resistors.
The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction.
* MEMS clock oscillators that contain a MEMS resonator, an oscillator stage, frequency-temperature compensation, a low-noise phase-locked loop and a tri-state output buffer stage.
The MEMS clock oscillators provided by Ecliptek contain a MEMS resonator, an oscillator stage, frequency-temperature compensation, a low noise phase-locked loop, and a tri-state output buffer stage. A 200-mm CMOS wafer fabrication process for reduced lot-to-lot MEMS resonator variation, industry standard QFN (Quad Flat No-Lead) packaging, and a COL (Chip On Lead) assembly process improves reliability while reducing assembly costs.
Ecliptek's MEMS clock oscillators contain a MEMS resonator, an oscillator stage, frequency-temperature compensation, a low noise phase-locked loop, and a tri-state output buffer stage. A 200-mm CMOS wafer fabrication process for reduced lot-to-lot MEMS resonator variation, industry standard QFN (quad flat no-lead) packaging, and a COL (chip on lead) assembly process improve reliability while reducing assembly costs.
The dissolution rate from enteric-coated pellets was assessed according to USP 23 method A, page 1795 (apparatus 2, 100 rpm, 37 [degrees] C, acid stage: 750 ml of 0.1 N hydrochloric acid for 2 hours and buffer stage: add 250 ml of 0.20 M tribasic sodium phosphate and adjust to a pH of 6.8).
It consists of a voltage-controlled quadrature power splitter, two differential amplifiers, two double-balanced mixers and a positive feedback buffer stage. The voltage-controlled quadrature power splitter splits the input signal into two equal amplitude signals that are 90 [degrees] out of phase.
The process platform provides the following devices isolated by SeJTET, including LVN/PMOS ([V.sub.DD]: 3.3 V) for digital analogical application, MVN/PMOS ([V.sub.DD]: 5 V) as buffer stages to drive the gate of HV device, and VDNMOS/LDPMOS (VDD: 150 V).