combinational logic

(redirected from Combinatorial Logic)

combinational logic

Also known as "combinatorial logic," it refers to a digital logic function made of primitive logic gates (AND, OR, NOT, etc.) in which all outputs of the function are directly related to the current combination of values on its inputs. Any changes to the signals being applied to the inputs will immediately propagate through the gates until their effects appear at the outputs. Contrast with sequential logic.
References in periodicals archive ?
A general introduction to terminology and history is followed by exposition of number systems and coding, combinatorial logic, and synchronous sequential circuits.
FPGAs with larger cells are termed coarse-grained and more suited to wide combinatorial logic functions.
Typical applications for Nexar's initial release include 8-and 16-bit embedded systems for industrial controls, automotive and "white goods," and processor-based applications that currently use FPGAs to implement large blocks of combinatorial logic.
Developed at Harvey Mudd College, this undergraduate textbook introduces combinatorial logic and sequential logic circuit design, describes the computer's microarchitecture that connects hardware with software, and explains how to build a MIPS microprocessor.
process (all) for combinatorial logic, simplified conditional and case statements, extended assignments, new and enhanced operators, extended bit string literals, enhanced port maps, context declarations and clauses.
of Alberta-Edmonton) finds existing references to combinatorial logic to be either much outdated or light treatments in books on related areas.
With re-timing, registers are automatically moved within combinatorial logic of the design to improve circuit performance.
With automatic re-timing, the Synplify Pro software can now automatically reposition registers within combinatorial logic to balance routing and ultimately improve circuit performance.
ClockIT propagates the actual tree and then does path and combinatorial logic optimizations using the real skew and insertion delay.
Sequential pipeline re-timing moves combinatorial logic from one side of a latch or flip-flop to another in order to improve the speed.
Both devices have 512 KBytes of flash, a second concurrent 32 KByte Flash Array, 8 KBytes of SRAM, a built-in configurable interface for 16-bit and 32-bit MCUs or DSPs, a programmable address decoder, and a small CPLD for chip selects, combinatorial logic and configurable pin-assignments.
Automatic pipelining of large blocks of combinatorial logic is also easily achievable in FPGA Compiler II version 3.

Full browser ?