Also found in: Dictionary, Medical, Financial, Acronyms, Wikipedia.


A high-speed interconnection architecture between integrated circuits, introduced in 2001. Code-named Lightning Data Transport and developed by AMD and others, the HyperTransport I/O Link Specification defines a protocol and electrical interface between the CPU, memory and peripheral devices.

Since its introduction, HyperTransport's maximum aggregate bandwidth of 32-bit links progressed from 12.8 to 41.6 Gbytes/sec. Version 3.0 also added dynamic link splitting under software control. Called "Un-Ganging," it enables a single unidirectional link to be split into two; each at half the original bit width. HyperTransport (HT) was designed to be fully compatible with legacy PCI (running at 33 or 66 MHz) plus PCI Express and PCI-X technologies. For more information, visit the HyperTransport Consortium at www.hypertransport.org.
HYPERTRANSPORT VERSION               HT 1.x   HT 2.0   HT 3.0Feature        (2001)   (2004)   (2006)

 Clock speed    800 MHz  1.4 GHz  2.6 GHz

  (GB/sec)       12.8     22.4     41.6

 Hot pluggable   No       No       Yes

 Un-Ganging      No       No       Yes
Mentioned in ?
References in periodicals archive ?
The availability of 0-In's HyperTransport CheckerWare monitor helps promote and drive momentum towards the widespread adoption of this new industry standard," said Gabriele Sartori, director of Technology Evangelism for AMD's Computation Products Group.
The HyperTransport Host Bus provides a high-speed chip-to-chip interface for connecting coprocessors, such as encryption engines, peripherals, or multiple SiByte processors.
More than 180 companies throughout the computer and communications industries are currently working with the HyperTransport technology.
As a market-proven technology adopted by leading HPC solution providers, HyperTransport will play an increasingly pivotal role in meeting upcoming HPC industry requirements.
The HyperTransport technology is a high-speed, low-latency bus that interfaces with system buses to move information faster.
AMD's HyperTransport is an innovative technology that enables the computer chips inside a vast range of different types of systems to communicate with each other faster compared with existing technologies.
But HyperTransport was designed as an I/O bus, and it's not as close as RapidIO to being a processor bus.
HyperTransport and HTX are licensed trademarks of the HyperTransport Technology Consortium.
We also believe that the HyperTransport interconnect technology is the right choice for the next generation input/output bus standard.
It's been a year of significant progress for the Consortium, having advanced HyperTransport technology by extending the performance and capabilities of the HyperTransport Link and HTX Connector specifications," said Mario Cavalli, general manager of the HyperTransport Consortium.
The ability to split one HyperTransport link into two allows the HTX subsystem to be connected to separate CPUs for better clustering performance and RAS support, a capability that is increasingly required by high-performance subsystems operating in multiprocessor designs.
Further extending the capabilities of the industry's highest performance, lowest latency interconnect technology, the HyperTransport[TM] Technology Consortium (HTC) today released the HyperTransport 3.