boundary scan

(redirected from JTAG boundary scan)

boundary scan

The use of scan registers to capture state from device input and output pins. IEEE Standard 1149.1-1990 describes the international standard implementation (sometimes called JTAG after the Joint Test Action Group which began the standardisation work).
References in periodicals archive ?
Based on strong customer demand XJTAG has worked with Takaya's European distribution partner, Systech Europe, to create a powerful combination by integrating JTAG boundary scan with flying probe testing capabilities.
Boundary scan tests verified the interconnectivity between the JTAG boundary scan components, and additional checks on the primary I/O provided increased product testability.
3V operating voltage ranges and features JTAG boundary scan.
Additional tools are available for JTAG boundary scan debug, low level board and OS bring up, and production line test.
It supports factory and in-system programming via I2C and JTAG interfaces; it also implements the standard JTAG boundary scan test instructions.
They also include a 64-bit DDR-SDRAM Interface, an encryption/decryption engine, diskless boot using NAND flash, TWSI interface and support for JTAG boundary scan.
As a result, the devices feature: (i) "instant on" operation at system start-up, allowing them to support critical system "heartbeat" functions without external initialization; (ii) non-volatile in-system programming, giving higher integration through the elimination of an external boot PROM; (iii) enhanced design security through the elimination of external programming bit streams; and, (iv) infinite reconfigurability via an 8-bit microprocessor port or JTAG boundary scan port for the ultimate in-system reprogrammability.