Memory Management Unit


Also found in: Acronyms, Wikipedia.

Memory Management Unit

(hardware, memory management)
(MMU, "Paged Memory Management Unit", PMMU) A hardware device or circuit that supports virtual memory and paging by translating virtual addresses into physical addresses.

The virtual address space (the range of addresses used by the processor) is divided into pages, whose size is 2^N, usually a few kilobytes. The bottom N bits of the address (the offset within a page) are left unchanged. The upper address bits are the (virtual) page number. The MMU contains a page table which is indexed (possibly associatively) by the page number. Each page table entry (PTE) gives the physical page number corresponding to the virtual one. This is combined with the page offset to give the complete physical address.

A PTE may also include information about whether the page has been written to, when it was last used (for a least recently used replacement algorithm), what kind of processes (user mode, supervisor mode) may read and write it, and whether it should be cached.

It is possible that no physical memory (RAM) has been allocated to a given virtual page, in which case the MMU will signal a "page fault" to the CPU. The operating system will then try to find a spare page of RAM and set up a new PTE to map it to the requested virtual address. If no RAM is free it may be necessary to choose an existing page, using some replacement algorithm, and save it to disk (this is known as "paging"). There may also be a shortage of PTEs, in which case the OS will have to free one for the new mapping.

In a multitasking system all processes compete for the use of memory and of the MMU. Some memory management architectures allow each process to have its own area or configuration of the page table, with a mechanism to switch between different mappings on a process switch. This means that all processes can have the same virtual address space rather than require load-time relocation.

An MMU also solves the problem of fragmentation of memory. After blocks of memory have been allocated and freed, the free memory may become fragmented (discontinuous) so that the largest contiguous block of free memory may be much smaller than the total amount. With virtual memory, a contiguous range of virtual addresses can be mapped to several non-contiguous blocks of physical memory.

In early designs memory management was performed by a separate integrated circuit such as the MC 68851 used with the Motorola 68020 CPU in the Macintosh II or the Z8015 used with the Zilog Z80 family of processors. Later CPUs such as the Motorola 68030 and the ZILOG Z280 have MMUs on the same IC as the CPU.
References in periodicals archive ?
SnapGear's embedded Linux distribution represents state-of-the-art embedded Linux technology for deeply embedded microprocessors with or without MMU (memory management unit), an important advantage in allowing developers more choice in selection of processors for producing vertical ranges of products.
The ARM926EJ-S core features flexible instruction and data cache memories, tightly-coupled memory (TCM) interfaces and a memory management unit (MMU) that enhances the partitioning and security features of advanced real-time operating systems.
The CPU has a floating point unit and a memory management unit. On-board resources include up to 512 MB of 133 MHz DRAM, an ATA-compatible CompactFlash slot, 16 MB of application flash memory, two Fast Ethernet ports, two UARTs, and interfaces to IDE and USB ports as well as keyboard and mouse ports.
However, the cores can be configured with different size caches - between 0 and 16Kb - different versions of the memory management unit (MMU) and different register sets, depending on the compute power, power consumption and die size requirements.
THE CLIPPER PROCESSOR: INSTRUCTION SET ARCHITECTURE AND IMPLEMENTATION The Intergraph CLIPPER employs a new high performance computer architecture currently implemented as a three chi module, consisting of a processor chip and two cache and memory management unit (CAMMU) chips (see Figure 1); the processor is also available separately.
All PowerVR Rogue graphics processors, from the recently launched Series6XT and Series6XE families to the Series6 generation, are 64-bit ready GPUs and integrate a highly flexible Memory Management Unit (MMU).
Based around the high-performance ARM9TDMI(R) 32-bit RISC CPU, the ARM922T processor features instruction and data caches, a memory management unit (MMU) to enable support for all major OS including Linux and WindowsCE.
The processor also includes a Memory Management Unit (MMU), which enables memory protection and full software compatibility with Linux applications.
Leveraging the hardware memory protection facilities of the PowerPC's Memory Management Unit (MMU), INTEGRITY maximizes security and reliability by building a "firewall" between the kernel and user tasks.