NOR

(redirected from NOR gates)
Also found in: Dictionary, Financial.
Related to NOR gates: NAND gates

NOR

[nȯr]
(mathematics)
A logic operator having the property that if P, Q, R, … are statements, then the NOR of P, Q, R, … is true if all statements are false, false if at least one statement is true. Derived from NOT-OR. Also known as Peirce stroke relationship.
McGraw-Hill Dictionary of Scientific & Technical Terms, 6E, Copyright © 2003 by The McGraw-Hill Companies, Inc.

NOR

Not OR.

The Boolean function which is true if none of its inputs are true and false otherwise, the logical complement of inclusive OR. The binary (two-input) NOR function can be defined (written as an infix operator):

A NOR B = NOT (A OR B) = (NOT A) AND (NOT B)

Its truth table is:

A | B | A NOR B --+---+--------- F | F | T F | T | F T | F | F T | T | F

NOR, like NAND, forms a complete set of Boolean functions on its own since it can be used to make NOT, AND, OR and any other Boolean function:

NOT A = A NOR A

A OR B = NOT (A NOR B)

A AND B = (NOT A) NOR (NOT B)
This article is provided by FOLDOC - Free Online Dictionary of Computing (foldoc.org)

NOR

(Not OR) A Boolean logic operation that is true if all inputs are false, and false if any input is true. A NOR gate is constructed of an OR gate followed by a NOT gate.

An exclusive NOR (XNOR) is true if both inputs are the same. An XNOR is constructed of multiple NOR gates. See Boolean logic, flash memory and NAND flash.


Copyright © 1981-2019 by The Computer Language Company Inc. All Rights reserved. THIS DEFINITION IS FOR PERSONAL USE ONLY. All other reproduction is strictly prohibited without permission from the publisher.
References in periodicals archive ?
In addition, comparing the simulated results of these two categories of CMOS RS flip-flops, CMOS RS flip-flops composed of NAND gates have lower susceptibility to microwave electromagnetic interference than that of CMOS RS flip-flops composed of NOR gates. Thus, designers should choose CMOS RS flip-flops composed of NAND gates in the design of electronic systems to reinforce electromagnetic compatibility of the whole system.
Neither John nor Gates seems ease with this flamboyant material: John's evocative analysis seems to suggest that marriage was one experience among many, while Gates claims (implausibly, I think) that Robins remained celibate thereafter, faithful to the husband she had scarcely seen.
Design parameter Nonoptimized Optimized Supply voltage (V) 0.9 0.6 CNT diameter (nm) 1.5 1.5 Gate dielectric constant: Hf[O.sub.2] (16) Zr[O.sub.2] (25) [K.sub.ox] Oxide thickness (nm) 4 1.5 CNT pitch (nm) 20 6 Number of CNTs 10 8 Work function contact (eV) 4.5 5.1 Table 4: The propagation delay of inverter, 2-input NAND, 2-input NOR gate for Si-MOS, pure-CNFET, and hybrid configuration.
In order to illustrate the modeling strategy, the design of reversible (8, 3) right barrel shifter & GRS-bit Generation is explained, so if M=8 and E=5 then [d.sub.4], [d.sub.3],[d.sub.2],[d.sub.1],[d.sub.0] lines will equal to exponent difference of the two mantissa which [d.sub.2],[d.sub.1],[d.sub.0] determine the shift amount and [d.sub.4],[d.sub.3] lines are utilized as two inputs of PG(as a NOR gate) to create final result and required GRS-bits.