netlist


Also found in: Wikipedia.

netlist

A list of logic gates and their interconnections which make up a circuit. See logic synthesis.
Copyright © 1981-2019 by The Computer Language Company Inc. All Rights reserved. THIS DEFINITION IS FOR PERSONAL USE ONLY. All other reproduction is strictly prohibited without permission from the publisher.
References in periodicals archive ?
With the CAD tools available today, it is a relatively simple process to create a schematic and pass the netlist or connectivity information to the PCB layout portion of the CAD software and create a printed circuit board layout.
GateVision[R] PRO for full chip gate-level netlist debugging of complex SoC netlists.
"TYAN is delivering innovative server and storage platforms that drive the performance of the most demanding applications," said Rahul Advani, Vice President of Marketing at Netlist. "Netlist NVMe SSDs excel in the tough workloads of enterprise and data center environments, making them a natural fit to be integrated into TYAN's platforms which are engineered to deliver exceptional value to the market."
Netlist (NLST), down 32% after announcing it is moving to OTCQX...
Choi is also currently an independent director of the board of directors of Netlist Inc., a publicly-traded information technology company.
The portfolio also includes tools for power integrity sign off, reduction of extracted netlist for simulation speed up and variation analysis.
The input to the fault-model creation step is a Spice netlist including X/Y location and layer information of each object in the Spice netlist or the layout file of each such that the Spice netlist can be extracted from it.
According to the company, large SoC RTL and gate-level DFT netlist simulation, typically running for days to weeks on single-core simulators, can now be optimally parallelised and completed in hours.
Logic synthesis is performed for each block resulted from the decomposition step; it generates a GL netlist associated with each block.
Animate offers designers a simple, easy-to-use layout tool that automatically generates constraints based on netlist topology analysis, eliminating the need for time-consuming manual constraint entry and management.