PCIe lane

PCIe lane

A channel in the PCI express interface. See PCI Express.
Copyright © 1981-2019 by The Computer Language Company Inc. All Rights reserved. THIS DEFINITION IS FOR PERSONAL USE ONLY. All other reproduction is strictly prohibited without permission from the publisher.
Mentioned in ?
References in periodicals archive ?
The backplane has become very sophisticated in PXIe chassis, in part because two high-quality transmission lines must be used for each full-duplex PCIe lane. In addition, a large number of high-speed differential trigger and clock signals also are distributed, several with very tight timing restrictions.
In contrast, a PCIe lane uses two two-wire, 2.5-GHz, low-voltage differential-signaling (LVDS) serial buses--one for each direction of traffic.
The system automatically detects Single or Dual path Gen4 drives and utilizes the PCIe lanes accordingly.
Up to 8 cores and 16 threads, up to 5 GHz maximum turbo frequency, up to 16 MB Intel Smart Cache and up to 40 platform PCIe lanes.
The chip has a TDP of 255W and houses a 38.5MB cache, 68 PCIe lanes (44 directly from the CPU), and a fully unlocked design for overclocking.
With up to 18 cores, 36 threads, 24.75 MB Intel Smart Cache, and up to 68 platform PCIe lanes, Intel Core X-series processor based systems enable creators to quickly and simultaneously record, encode, edit, render and transcode.
The board also has a special mining mode that runs the PCIe lanes at gen 1 speeds to improve stability and compatibility with riser cards.
Gibby noted that one thing he thought would help to drive HPC customers to the AMD platform would be the number of PCIe lanes available to users in a single socket: 'We have a no-compromise, one-socket system, and what I mean by that is if you look at the way our competitor has designed its platform the PCIe lanes are tied to the CPU, and with Sky Lake you get 48 PCIe lanes on each processor.
With up to 32 cores (64 threads), 8 memory channels and 128 PCIe lanes, AMD's EPYC processors offer flexibility, performance, and security features for today's software defined ecosystem.
* Adds NC-SI (Network Controller Sideband Interface) as well as more PCIe lanes to meet the COM Express[R] Type 7 standard