serializer/deserializer

(redirected from SerDes)
Also found in: Acronyms, Wikipedia.

serializer/deserializer

A device that takes parallel data, such as an 8-bit signal, and converts it into a serial stream for transmission on a serial link. At the other end, it converts the serial data back to parallel. See UART.
References in periodicals archive ?
Based on technology gained from Cadence's 2017 acquisition of nusemi inc, the long-reach 112G SerDes supports backplane, copper and optical connections.
Second, 100G lambda optics are forward compatible with merchant switch silicon that has 100G SERDES serial interfaces, and given that 100G serial is the fastest speed that conventional printed circuit boards support, this means that 100G lambda optics will have a very long life.
leadership IP suppliers that can bring 28G backplane SerDes in advanced FinFET
For additional information on Rambus SerDes PHY, please visit rambus.com/serdes.
To avoid this problem, we use an NB pulse generator with an LC and a pulse chopping technique combined with an HC based on a serializer-deserializer (SerDes) block.
That level of detail is necessary when the bus operates on margins measured in picoseconds, and the same is true of serializer/deserializer (SerDes) busses, such as PCI Express and SATA, where bit error rates (BER) need to be measured in terms of trillions of bits.
LSI minimizes custom IC development cost and risk by providing OEMs with a broad, field-proven IP portfolio that includes general- and special-purpose processors, protocol cores, a gigabit Ethernet PHY, high-speed serializer-deserializers (SerDes) and embedded memory.
(NYSE:NSM), Santa Clara, Calif., has introduced the industry's first serializer and deserializer (SerDes) chipsets capable of driving high- resolution, 24-bit color flat-panel displays with a 65 MHz clock.
Each of the FPGAs is connected via a network of HSDL and SERDES links, allowing for data rates between each FPGA to reach over 3 GB/s.
The Molex Impact[TM] reference backplane, along with AvagoTechnologies' 65-nm embedded SerDes over-combined laminate, can generate and recover 15-Gbps signals through an aggregate of 0.25 M of FR4, 0.27 M of FR408 and 0.5 M of Nelco-N4000-13SI.
Serializer/deserializer (SerDes) technology is pushing parallel-based architectures out of the way and rapidly becoming an integral part of high-speed PCB designs.