scan design

(redirected from Scan chain)
Also found in: Wikipedia.

scan design

(Or "Scan-In, Scan-Out") A electronic circuit design technique which aims to increase the controllability and observability of a digital logic circuit by incorporating special "scan registers" into the circuit so that they form a scan path.

Some of the more common types of scan design include the multiplexed register designs and level-sensitive scan design (LSSD) used extensively by IBM. Boundary scan can be used alone or in combination with either of the above techniques.

["Digital Systems Testing and Testable Design" by Abramovici, Breuer, and Friedman, ISBN 0-7167-8179-4].

["Design of Testable Logic Circuits" by R.G. Bennetts, (Brunel/Southhampton Universities), ISBN 0-201-14403-4].
References in periodicals archive ?
The procedure to scan-in a stream of bits into a scan chain consisting of n-NORs is as follows.
Otherwise, a single connection error would inhibit the entire scan chain from working.
FIGURE 4 shows a boundary scan chain consisting of Ul, U2 and U5 boundary scan devices.
Data can be shifted into and out of the scan chain connecting the boundary scan cells on multiple devices on a board.
Disables output pins of all boundary scan devices in a boundary scan chain.
What happens when the JTAG scan chain isn't functioning properly?
Connection tests focus on one device at a time, with other boundary scan chain devices used to support the target device test.
To fully test TSV connections, the Tessent SoCScan and Tessent FastScan[TM] products work together to use scan chain test patterns on one die to provide stimuli and capture results from another die, thereby testing the integrity of interface logic and TSV connections.
Instead of filling all the noncritical scan chain locations with random data, they could be filled by repeating the last critical data value.