superscalar


Also found in: Dictionary, Wikipedia.

superscalar

(architecture)
A superscalar architecture is a uniprocessor that can execute two or more scalar operations in parallel. Some definitions include superpipelined and VLIW architectures; others do not. Superscalar architectures (apart from superpipelined architectures) require multiple functional units, which may or may not be identical to each other. In some superscalar processors the order of instruction execution is determined statically (purely at compile-time), in others it is determined dynamically (partly at run time).

superscalar

A CPU architecture that allows more than one instruction to be executed in one clock cycle. With multi-core CPUs today, computers are commonly executing multiple instructions per cycle, and GPUs perform hundreds of millions of calculations per second. However, when the term was coined, it referred to a single-core CPU. See pipeline processing.
References in periodicals archive ?
The processor combines two 64-bit superscalar cores on one die for enhanced multitasking and multimedia performance.
The AMD Athlon processor is an x86-compatible, seventh-generation design featuring a superpipelined, nine-issue superscalar microarchitecture optimized for high clock frequency; the industry's first fully pipelined, superscalar floating point unit for x86 platforms; high-performance cache architecture, now featuring 384KB of total on-chip cache (256KB of on-chip level two (L2) cache and 128KB of on-chip level one (L1) cache); enhanced 3DNow
The mobile AMD Athlon 4 processor features a new lower power design for notebook computing, 384 KB of on-chip, full-speed cache with hardware data pre-fetch (256KB of on-chip level (L2) cache and 128 Kbytes of on-chip level (L1) cache), a superscalar floating-point unit, support for AMD's 3DNow
Employing an innovative design, the AMD Duron processor features a sophisticated cache architecture with 192KB of total on-chip cache, a high-speed 200MHz front-side bus, and a superscalar floating point unit with enhanced 3DNow
LSI Logic's ZSP400 is a state-of-the-art, four-way superscalar, high-performance dual-MAC (multiply-accumulate) DSP developed in a fully synthesizable, five-stage pipeline design that is easily migrated to different manufacturing processes.
AMD is taking the lead again by bringing capabilities such as a 200MHz front side bus and a superscalar floating-point unit to the x86 PC notebook market, allowing the Mobile AMD Duron processor to offer great multimedia application performance.
Employing an innovative design, the AMD Duron processor features a sophisticated cache architecture with 192KB of total on-chip cache; a high-speed 200MHz front-side bus, and a superscalar floating point unit with enhanced 3DNow