VHDL


Also found in: Dictionary, Thesaurus, Medical, Acronyms, Wikipedia.
Related to VHDL: VHSIC

VHDL

Very High Speed Integrated Circuit (VHSIC) Hardware Description Language. A large high-level VLSI design language with Ada-like syntax. The DoD standard for hardware description, now standardised as IEEE 1076.

["VHSIC Hardware Description Language", M.R. Shahdad et al, IEEE Computer 18(2):94-103 (Feb 1985)].

VHDL

(VHSIC Hardware Description Language) A hardware description language (HDL) used to design electronic systems at the component, board and system level. VHDL allows models to be developed at a very high level of abstraction. Initially conceived as a documentation language only, most of the language can today be used for simulation and logic synthesis. VHDL became the IEEE 1076 standard in 1987, but was initially developed for the U.S. military's VHSIC program in 1981. See Verilog and RTL.


HDL Languages
VHDL and Verilog are the most popular HDLs. These examples show a circuit described in RTL in both languages and the resulting schematic of the gate level netlist created after synthesis (below). (Language and schematic examples from "HDL Chip Design" courtesy of Douglas J. Smith.)








References in periodicals archive ?
The IEEE continues to own the copyright for and is the sole publisher of VHDL.
Accellera VHDL Technical Committee has 55 technical members representing 10 member companies and numerous non-member companies.
Carbon and ARM have created an industry first by providing save and restore for a complete SoC modeling environment that includes Verilog and VHDL.
Carbon's new software approach allows multiple levels of abstraction to be validated together including processors, peripherals, C, SystemC, Verilog, VHDL, IP cores, and transaction-level models.
Interra's language analyzers have accelerated our time to market by allowing us to offer proven Verilog, VHDL and mixed-language support in our product suite," said Ajay Daga, Founder and CEO of FishTail Design Automation.
Cheetah and Jaguar provides a robust, high performance and easy to integrate Verilog and VHDL front-end for EDA products.
Jasper Design Automation, provider of breakthrough high-level formal verification solutions, today announced that its flagship product, JasperGold(TM), now supports verification and debugging of designs written in the VHDL language, in addition to Verilog.
With support for VHDL, and a very disciplined verification methodology for achieving 100% coverage of blocks as they are being designed, JasperGold is sure to capture the attention of Europe's leading design teams, renowned for their rigorous design quality.
Supports VHDL, Verilog, and Mixed Verilog/VHDL Designs -- HDL Explorer now addresses a much broader range of designs with its support for Verilog, VHDL, and mixed Verilog and VHDL designs.
Verific Design Automation, the leading provider of Verilog and VHDL front ends for electronic design automation (EDA) applications, today announced immediate availability of an interface between its hardware description language (HDL) Component Software and the OpenAccess database.