Encyclopedia

address bus

Also found in: Dictionary, Medical, Legal, Financial, Acronyms, Wikipedia.

address bus

[′ad·res ‚bəs]
(computer science)
An internal computer communications channel that carries addresses from the central processing unit to components under the unit's control.
McGraw-Hill Dictionary of Scientific & Technical Terms, 6E, Copyright © 2003 by The McGraw-Hill Companies, Inc.

address bus

(processor)
The connections between the CPU and memory which carry the address from/to which the CPU wishes to read or write. The number of bits of address bus determines the maximum size of memory which the processor can access.

See also data bus.
This article is provided by FOLDOC - Free Online Dictionary of Computing (foldoc.org)

address bus

An internal channel that transmits the RAM location of the data being processed or the instruction being fetched. The number of lines (wires) in the address bus determines the maximum amount of RAM that can be directly accessed by the CPU as each line carries one bit of the address. In 1981, the IBM PC had a limit of one megabyte of RAM because its address bus had 20 lines, and 20 bits represents the number 1,048,576 in binary.

A computer with a 32-bit address bus can directly address 4GB of physical memory, while one with 36 bits can address 64GB. See binary values, address, RAM and IBM PC.


Copyright © 1981-2025 by The Computer Language Company Inc. All Rights reserved. THIS DEFINITION IS FOR PERSONAL USE ONLY. All other reproduction is strictly prohibited without permission from the publisher.
Mentioned in
References in periodicals archive
In this state, the address of the data from external ROM is fetched first for which "ale" is asserted to latch lower order address bus. Then the control branches to state 501, where the "ale" signal is deactivated.
Realization of IP core for robot controlled trenching system
The two least significant bits of address bus (LSB) are entries for one block of Cache RAM, this block is called LSB Control, aspect presented in fig.
Dependability aspects regarding the design of a cache memory
The address and slot map for each channel are connected to a common address bus. This bus bypasses the register files and directly drives the backplane transceivers during bus address cycles.
The Alpha Demonstration Unit: a high-performance multiprocessor
[2] also looked at combining a serialized-widened bus with differential data encoding and found that it helped on the address bus but not on the data bus.
On-chip power minimization using serialization-widening with frequent value encoding
The microcontroller has an 8-bit data bus and a 16-bit address bus, allowing the use of 64KB of external memory.
A low-cost solution for controlling human body vibrations
Copyright © 2003-2025 Farlex, Inc Disclaimer
All content on this website, including dictionary, thesaurus, literature, geography, and other reference data is for informational purposes only. This information should not be considered complete, up to date, and is not intended to be used in place of a visit, consultation, or advice of a legal, medical, or any other professional.