clocked flip-flop

clocked flip-flop

[′kläkt ′flip‚fläp]
(electronics)
A flip-flop circuit that is set and reset at specific times by adding clock pulses to the input so that the circuit is triggered only if both trigger and clock pulses are present simultaneously.
McGraw-Hill Dictionary of Scientific & Technical Terms, 6E, Copyright © 2003 by The McGraw-Hill Companies, Inc.
Mentioned in
Copyright © 2003-2025 Farlex, Inc Disclaimer
All content on this website, including dictionary, thesaurus, literature, geography, and other reference data is for informational purposes only. This information should not be considered complete, up to date, and is not intended to be used in place of a visit, consultation, or advice of a legal, medical, or any other professional.