boundary scan


Also found in: Acronyms, Wikipedia.

boundary scan

The use of scan registers to capture state from device input and output pins. IEEE Standard 1149.1-1990 describes the international standard implementation (sometimes called JTAG after the Joint Test Action Group which began the standardisation work).
References in periodicals archive ?
While boundary scan is widely adopted, challenges are bound to happen during the implementation phase that will frustrate test and design engineers.
Boundary scan has become an important limited access solution for printed circuit board assemblies, and includes tests for digital integrated circuits interconnection, as well as testing and programming digital devices such as flash, EEPROM and serial peripheral interface (SPI) devices.
With the addition of XJTAG s world leading boundary scan products, ESS is able to provide a one-stop source for companies looking to develop embedded systems.
One derivative of boundary scan is when it is used to test non-boundary scan devices.
LogicVision's new embedded boundary scan capability allows boundary scan cells to be integrated alongside their associated I/O cells directly within the core.
Safety and standards set by the automotive industry are likely to drive the functional test market as more revenues are also likely to come from the cheaper and reusable options that boundary scan offers, Frost said.
The x1149 boundary scan analyzer is a versatile yet easy to use board test tool designed to help users through board design and validation, and re-using the same x1149 test in manufacturing.
Boundary scan is more commonly associated with the technology that permits testing of the interconnection between integrated circuits.
Boundary scan interconnect and buswire test: Boundary scan test for interconnect pins between boundary scan devices.
Standalone boundary scan has proven to be the best alternative to ICT because of its flexibility of implementation and ability to deal with limited access challenge on an assembly.
Symphony/TS/CFM incorporates JTAG Technologies' boundary scan controller and TAP Interface Modules inside Teradyne's test system (using Teradyne's flexible Custom Function Board).
1, the IEEE Standard for Test Access Port and Boundary-Scan Architecture, is the foundation of the boundary scan standard that enables testing of the interconnect between two or more boundary scan devices.