bus cycle

[′bəs ‚sī·kəl]

(computer science)

A single transaction between the main memory and the CPU.

References in periodicals archive ?

The transit bus cycle however had a lot more transient events.

Customer Usage Space Classification and Representative Duty Cycle Development Using K-Means Clustering

HBM says enabling torque and rotational speed signals as well as angle of rotation and power to be digitally transmitted to PROFINET, the hardware supports Real Time Classes RT Class 1 and RT Class 3 (IRT) with a bus cycle time of up to 4 kHz.

New interface module

When the upper limit of the bus cycle times K is zero, there is no feasible solution for the optimal model.

Study of the bus dynamic coscheduling optimization method under urban rail transit line emergency

where [T.sup.A.sub.0] is the bus cycle running time of Line A, t is the average boarding and alighting time for each commuter, and [N.sup.A]/[f.sup.A] is the number of passengers boarding each bus of Line A.

Modeling the equilibrium bus line choice behavior and transit system design with oblivious users

An intelligent system, it is designed to be employed in a Master-Slave system where a single AS-Interface Master can exchange I/O data with up to 62 AS-Interface Slave devices and each Slave can transfer up to four inputs and four outputs on a bus cycle. AS-I provides basic but effective automation in applications where the cost or complexity of higher field-bus systems can not be justified.

Optimized AS-Interface valve control system

Since a bus cycle takes two clocks, the phase signal is used to identify the first clock period.

The Alpha Demonstration Unit: a high-performance multiprocessor

The time it takes the processor to retrieve information from memory is called the processor bus cycle. For the current family of Intel processors, it takes two processor cycles to execute one bus cycle (P/B ratio).

The PC: the next generation FEA workstation

Bus emulators connect to a bus slot or edge connect, giving test access to the various circuits and functions of the UUT via read/write bus cycles. They are useful for testing plug-in bus cards such as VME and PCI.

On-chip emulation for functional test and diagnosis. (Board ATE)

There is no need for a centralized software protocol manager because communications is managed by multiplexing individual bus cycles across the backplane.