bus master

bus master

(architecture)
The device in a computer which is driving the address bus and bus control signals at some point in time. In a simple architecture only the (single) CPU can be bus master but this means that all communications between ("slave") I/O devices must involve the CPU. More sophisticated architectures allow other capable devices (or multiple CPUs) to take turns at controling the bus. This allows, for example, a network controller card to access a disk controller directly while the CPU performs other tasks which do not require the bus, e.g. fetching code from its cache.

Note that any device can drive data onto the data bus when the CPU reads from that device, but only the bus master drives the address bus and control signals.

Direct Memory Access is a simple form of bus mastering where the I/O device is set up by the CPU to read from or write to one or more contiguous blocks of memory and then signal to the CPU when it has done so. Full bus mastering (or "First Party DMA", "bus mastering DMA") implies that the I/O device is capable of performing more complex sequences of operations without CPU intervention (e.g. servicing a complete NFS request). This will normally mean that the I/O device contains its own processor or microcontroller.

See also distributed kernel.
This article is provided by FOLDOC - Free Online Dictionary of Computing (foldoc.org)
References in periodicals archive ?
The 1-wire bus master is controlled by a host computer using the uBUS [7-9] communication protocol based on the MODBUS protocol.
According to the Midtown Bus Master Plan, the terminal will need to accommodate an estimated 45 percent more daily customers by 2040.
In Riyadh, international public transport specialists LRTC from Germany have been called in to undertake an ambitious bus master plan for the Saudi capital.
Pull-up resistors are provided for all pins so that they can be connected directly to opto-isolators and contacts, while the bus master and DMA capability allow fast PCI transfer rates.
This card is dedicated for PCI bus interface with bus master data transfer capability.
"The design incorporates a 32-bit bus master for intelligent flow-control, high throughput and low CPU utilization," Lawes adds.
Other features include two serial ports, four USB ports, a PCI Bus Master 10/100Base-TX Ethernet controller and support for up to 512MB DDR SDRAM.
The i.MX21 elevates overall systems performance through a bus master interface which reduces the overhead to external multi-media coprocessors such as those from ATI Technology, Inc.
The host bus adapter is the true bus master and uses the master/slave status of the drives to route requests to the correct device and to determine the boot device.