CPU multiplier

(redirected from clock ratio)

CPU multiplier

Also called the "clock ratio," it is the speed ratio between the computer's frontside bus (FSB) and the CPU. For example, a 10x CPU multiplier runs the CPU at 10 times the speed of the FSB. The CPU multiplier is changed in the BIOS setup. See overclock and multiplier lock.
Copyright © 1981-2019 by The Computer Language Company Inc. All Rights reserved. THIS DEFINITION IS FOR PERSONAL USE ONLY. All other reproduction is strictly prohibited without permission from the publisher.
References in periodicals archive ?
The FPGA board consumes 11.07 W in full computation, at approximately 1 : 5 system to clock ratio (core clock is gated) to achieve similar performance with PC consuming 164.8 W.
Given the 6.5 GMACS actual (at 5:1 system to core clock ratio) and 65 GMACS DMA upgraded (at 1:2 system to core clock ratio) performance for the 204 PE system, this results in the consumption of 530 (53) slices, 31 (3) DSP, and 16 (1.6) BRAMs per each 1 GMACS of actual (upgraded) performance required.